FPGA as Process Monitor-an effective method to characterize poly gate CD variation and its impact on product performance and yield

This paper illustrates how field programmable gate array (FPGA) is used as a process monitor for yield and performance improvements. Poly gate critical dimension (CD) variation has been increasingly affecting product performance and yield in advanced process technology. Here, a built-in-self-test (BIST) pattern-based poly gate CD measurement (Tilo) methodology is introduced in FPGA product. The FPGA circuit is programmed into a small, local BIST pattern (Tilo) and its delay is accurately reflecting local poly gate CDs and variation. This methodology can conveniently capture poly gate CD statistical variation at both the intrafield and interfield level. This paper shows that the Tilo measurement is very useful in poly process debugging and yield improvement.

[1]  Chong-Cheng Fu,et al.  Characterization of CD control for sub-0.18-μm lithographic patterning , 1999, Advanced Lithography.

[2]  T. Linton,et al.  Determination of the line edge roughness specification for 34 nm devices , 2002, Digest. International Electron Devices Meeting,.

[3]  Chenming Hu,et al.  Intra-field gate CD variability and its impact on circuit performance , 1999, International Electron Devices Meeting 1999. Technical Digest (Cat. No.99CH36318).