Dynamic power dissipation of track/hold circuit

This paper describes the formula for dynamic power dissipation of a track/hold circuit as a function of the input frequency, the input amplitude, the sampling frequency, the track/hold duty cycle, the power supply voltage and the hold capacitance for a sinusoidal input.

[1]  Kamran Eshraghian,et al.  Principles of CMOS VLSI Design: A Systems Perspective , 1985 .

[2]  Hao San,et al.  A high-speed CMOS track/hold circuit , 1999, ICECS'99. Proceedings of ICECS '99. 6th IEEE International Conference on Electronics, Circuits and Systems (Cat. No.99EX357).

[3]  Khayrollah Hadidi,et al.  An open-loop full CMOS 103 MHz -61 dB THD S/H circuit , 1998, Proceedings of the IEEE 1998 Custom Integrated Circuits Conference (Cat. No.98CH36143).

[4]  Neil Weste,et al.  Principles of CMOS VLSI Design , 1985 .