论文信息 - Estimation of maximum current envelope for power bus analysis and design

Estimation of maximum current envelope for power bus analysis and design

In this p ap er we pr esent an inputpattern independent method to compute the maximum current envelope, which is an upper bound over all possible curr ent waveforms drawn by a circuit. The maximum current envelope can be used to compute the worst-c ase RMS current and average cur rent dr awn by a set of gates. These current values can be used in the design of the p ower bus to ensure that the power bus interconne cts are not susc eptible to ele ctromigration (EM) induced failur e. We also present comparisons with exhaustive/long simulations for MCNC/ISCAS-85 benchmark circuits to verify the accuracy of the method.

Ibrahim N. Hajj | Sudhakar Bobba

[1] K. Cheng,et al. Vector Generation For Maximum Instantaneous Current Through Supply Lines For CMOS Circuits , 1997, Proceedings of the 34th Design Automation Conference.

[2] Robert K. Brayton,et al. Multilevel logic synthesis , 1990, Proc. IEEE.

[3] Ibrahim N. Hajj,et al. Maximum current estimation in CMOS circuits , 1992, [1992] Proceedings 29th ACM/IEEE Design Automation Conference.

[4] Ibrahim N. Hajj,et al. Resolving Signal Correlations for Estimating Maximum Currents in CMOS Combinational Circuits , 1993, 30th ACM/IEEE Design Automation Conference.

[5] Hendrikus J. M. Veendrick,et al. Short-circuit dissipation of static CMOS circuitry and its impact on the design of buffer circuits , 1984 .

[6] E. Loukakis,et al. An algorithm for the maximum internally stable set in a weighted graph , 1983 .

[7] S. Chowdhury,et al. Estimation of maximum currents in MOS IC logic circuits , 1990, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[8] David S. Johnson,et al. Computers and In stractability: A Guide to the Theory of NP-Completeness. W. H Freeman, San Fran , 1979 .