Multi-Rate Layered Decoder Architecture for Block LDPC Codes of the IEEE 802.11n Wireless Standard

We present a new multi-rate architecture for decoding block LDPC codes in IEEE 802.11n standard. The proposed architecture utilizes the value-reuse property of offset min-sum, block-serial scheduling of computations and turbo decoding message passing algorithm. Techniques of data-forwarding and out-of-order processing are used to deal with the irregularity of the codes. The decoder has the following advantages when compared to recent state-of-the-art architectures: 55% savings in memory, reduction of routers by 50% and increase of throughput by 2times.

[1]  Tong Zhang,et al.  Block-LDPC: a practical LDPC coding system design approach , 2005, IEEE Trans. Circuits Syst. I Regul. Pap..

[2]  A. J. Blanksby,et al.  A 690-mW 1-Gb/s 1024-b, rate-1/2 low-density parity-check code decoder , 2001, IEEE J. Solid State Circuits.

[3]  Luca Fanucci,et al.  VLSI design of a high-throughput multi-rate decoder for structured LDPC codes , 2005, 8th Euromicro Conference on Digital System Design (DSD'05).

[4]  Ajay Dholakia,et al.  Reduced-complexity decoding of LDPC codes , 2005, IEEE Transactions on Communications.

[5]  Radford M. Neal,et al.  Near Shannon limit performance of low density parity check codes , 1996 .

[6]  Frank Kienle,et al.  Disclosing the LDPC code decoder design space , 2006, Proceedings of the Design Automation & Test in Europe Conference.

[7]  Krishna R. Narayanan,et al.  Memory-efficient sum-product decoding of LDPC codes , 2004, IEEE Transactions on Communications.

[8]  Mohammad M. Mansour,et al.  A 640-Mb/s 2048-bit programmable LDPC decoder chip , 2006, IEEE Journal of Solid-State Circuits.

[9]  Euncheol Kim,et al.  Decoding of Quasi-cyclic LDPC Codes Using an On-the-Fly Computation , 2006, 2006 Fortieth Asilomar Conference on Signals, Systems and Computers.

[10]  Gwan S. Choi,et al.  An LDPC decoding schedule for memory access reduction , 2004, 2004 IEEE International Conference on Acoustics, Speech, and Signal Processing.

[11]  A. Blanksby,et al.  A 690-mW 1-Gb/s 1024-b, rate-1/2 low-density parity-check code decoder , 2001, IEEE J. Solid State Circuits.

[12]  Joseph R. Cavallaro,et al.  Semi-parallel reconfigurable architectures for real-time LDPC decoding , 2004, International Conference on Information Technology: Coding and Computing, 2004. Proceedings. ITCC 2004..

[13]  Kiran K. Gunnam,et al.  Area and energy efficient VLSI architectures for low-density parity-check decoders using an on-the-fly computation , 2009 .

[14]  D.E. Hocevar,et al.  A reduced complexity decoder architecture via layered decoding of LDPC codes , 2004, IEEE Workshop onSignal Processing Systems, 2004. SIPS 2004..