论文信息 - A 0.5-16.3Gbps multi-standard serial transceiver with 219mW/channel in 16nm FinFET

A 0.5-16.3Gbps multi-standard serial transceiver with 219mW/channel in 16nm FinFET

This paper presents a flexible 0.5-16.3Gb/s serial transceiver - fabricated in 16nm FinFET CMOS - and consuming 219mW/channel at 16.3Gb/s. The transceiver is fully adaptive to cover the FPGA requirement to interface to a multitude of combinations of data-rates and standards, such as 10G KR, PCIe Gen3/4, across a range of channel loss profiles. High performance techniques employed include a fully adaptive CTLE, AGC, an 11-tap DFE, wide-band LC PLLs and a low-latency CDR+PI for high-tracking-bandwidth clock and data recovery. Low power techniques such as half-rate clocking, DFE speculation, active inductors and data-rate-binned design are employed to meet stringent power budgets. At 16.3Gb/s, the receiver has a jitter tolerance of 0.3UI at 100MHz and the transceiver achieves BER <; 10-15 with up to 28dB loss at Nyquist.

[1] E. Alon,et al. Replica compensated linear regulators for supply-regulated phase-locked loops , 2006, IEEE Journal of Solid-State Circuits.

[2] Thomas Toifl,et al. A 28Gb/s 4-tap FFE/15-tap DFE serial link transceiver in 32nm SOI CMOS technology , 2012, 2012 IEEE International Solid-State Circuits Conference.

[3] Pervez M. Aziz,et al. A 1.0625-to-14.025Gb/s multimedia transceiver with full-rate source-series-terminated transmit driver and floating-tap decision-feedback equalizer in 40nm CMOS , 2011, 2011 IEEE International Solid-State Circuits Conference.

[4] Amaresh Malipatil,et al. 2.1 28Gb/s 560mW multi-standard SerDes with single-stage analog front-end and 14-tap decision-feedback equalizer in 28nm CMOS , 2014, 2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC).

[5] Yohan Frans,et al. Wideband flexible-reach techniques for a 0.5–16.3Gb/s fully-adaptive transceiver in 20nm CMOS , 2014, Proceedings of the IEEE 2014 Custom Integrated Circuits Conference.

[6] Pervez M. Aziz,et al. A 1.0625 $\sim$ 14.025 Gb/s Multi-Media Transceiver With Full-Rate Source-Series-Terminated Transmit Driver and Floating-Tap Decision-Feedback Equalizer in 40 nm CMOS , 2011, IEEE Journal of Solid-State Circuits.

[7] Elad Alon,et al. A wide common-mode fully-adaptive multi-standard 12.5Gb/s backplane transceiver in 28nm CMOS , 2012, 2012 Symposium on VLSI Circuits (VLSIC).