Fundamentals of Non-Volatile Memories

The subject of this chapter is to introduce the fundamentals of non-volatile memories. An overview about electron and non-electron based cells is given followed by a cell assessment for high density non-volatile memories. The link between memory cell and memory array performance parameters is introduced and in depth analysed for NAND and NOR array architectures. The design specific aspects of sensing and program and erase algorithm techniques are introduced for floating gate and charge trapping cell based flash memories.

[1]  Young-Ho Lim,et al.  A 3.3 V 32 Mb NAND flash memory with incremental step pulse programming scheme , 1995 .

[2]  E. H. Snow,et al.  Fowler-Nordheim tunneling in SiO2 films , 1967 .

[3]  Hyung-Kyu Lim,et al.  A 117-mm2 3.3-V only 128-Mb multilevel NAND flash memory for mass storage applications , 1996, IEEE J. Solid State Circuits.

[4]  A novel 2-bit/cell nitride storage flash memory with greater than 1M P/E-cycle endurance , 2004, IEDM Technical Digest. IEEE International Electron Devices Meeting, 2004..

[5]  R. E. Oleksiak,et al.  The variable threshold transistor, a new electrically-alterable, non-destructive read-only storage device , 1967 .

[6]  P.C.Y. Chen.  Threshold-alterable Si-gate MOS devices , 1977, IEEE Transactions on Electron Devices.

[7]  Wookhyun Kwon,et al.  A Critical Failure Source in 65nm-MLC NOR Flash Memory Incorporating Co-Salicidation Process , 2006, 2006 IEEE International Integrated Reliability Workshop Final Report.

[8]  Kazuo Sato,et al.  A 34 Mb 3.3 V serial flash EEPROM for solid-state disk applications , 1995, Proceedings ISSCC '95 - International Solid-State Circuits Conference.

[9]  Massimo Rossini,et al.  A 3bit/cell 32Gb NAND flash memory at 34nm with 6MB/s program throughput and with dynamic 2b/cell blocks configuration mode for a program throughput increase up to 13MB/s , 2010, 2010 IEEE International Solid-State Circuits Conference - (ISSCC).

[10]  N. Ito,et al.  A Novel Program and Read Architecture for Contact-Less Virtual Ground NOR Flash Memory for High Density Application , 2006, 2006 Symposium on VLSI Circuits, 2006. Digest of Technical Papers..

[11]  Luca Crippa,et al.  NAND Flash Design , 2013 .

[12]  M. Janai,et al.  Threshold Voltage Fluctuations in Localized Charge-Trapping Nonvolatile Memory Devices , 2012, IEEE Transactions on Electron Devices.

[13]  Tetsuo Endoh,et al.  An experimental 4-Mbit CMOS EEPROM with a NAND-structured cell , 1989 .

[14]  Kinam Kim,et al.  Effects of Lateral Charge Spreading on the Reliability of TANOS (TaN/AlO/SiN/Oxide/Si) NAND Flash Memory , 2007, 2007 IEEE International Reliability Physics Symposium Proceedings. 45th Annual.

[15]  S. M. Sze,et al.  Physics of semiconductor devices , 1969 .

[16]  Mitsue Takahashi,et al.  Downsizing of Ferroelectric-Gate Field-Effect-Transistors for Ferroelectric-NAND Flash Memory Cells , 2011, 2011 3rd IEEE International Memory Workshop (IMW).

[17]  Chi-Chang Wang,et al.  Efficiency improvement in charge pump circuits , 1997 .

[18]  Kinam Kim,et al.  Memory technologies in the nano-era : challenges and opportunities , 2005, 2005 International Conference on Integrated Circuit Design and Technology, 2005. ICICDT 2005..

[19]  Band-to-Band Hot-hole Erase Characteristics of 2-Bit/cell NOR-type Silicon-Oxide-Nitride-Oxide-Silicon Flash Memory Cell with Spacer-type Storage Node on Recessed Channel Structure , 2007 .

[20]  Yan Li,et al.  A 16 Gb 3-Bit Per Cell (X3) NAND Flash Memory on 56 nm Technology With 8 MB/s Write Rate , 2009, IEEE Journal of Solid-State Circuits.

[21]  H. Reisinger,et al.  20 nm tri-gate SONOS memory cells with multi-level operation , 2004, IEDM Technical Digest. IEEE International Electron Devices Meeting, 2004..

[22]  Ken Takeuchi,et al.  Circuit techniques for a 1.8-V-only NAND flash memory , 2002, IEEE J. Solid State Circuits.

[23]  V.K. Dham,et al.  Design considerations for scaling FLOTOX E2PROM cell , 1983, 1983 International Electron Devices Meeting.

[24]  T.D. Pham,et al.  A 146-mm/sup 2/ 8-gb multi-level NAND flash memory with 70-nm CMOS technology , 2006, IEEE Journal of Solid-State Circuits.

[25]  Hiroaki Nasu,et al.  A 146-mm2 8-Gb multi-level NAND flash memory with 70-nm CMOS technology , 2006 .

[26]  Simon M. Sze,et al.  A floating gate and its application to memory devices , 1967 .

[27]  S. Lai,et al.  Current status of the phase change memory and its future , 2003, IEEE International Electron Devices Meeting 2003.

[28]  T. Enoki,et al.  0.05-µ m-Gate InAlAs/InGaAs High Electron Mobility Transistor and Reduction of Its Short-Channel Effects , 1994 .

[29]  G.E. Moore,et al.  Cramming More Components Onto Integrated Circuits , 1998, Proceedings of the IEEE.

[30]  Chih-Yuan Lu,et al.  Reliability and device scaling challenges of trapping charge flash memories , 2004, Proceedings of the 11th International Symposium on the Physical and Failure Analysis of Integrated Circuits. IPFA 2004 (IEEE Cat. No.04TH8743).

[31]  Riichiro Shirota,et al.  A quick intelligent page-programming architecture and a shielded bitline sensing method for 3 V-only NAND flash memory , 1994 .

[32]  J. Bokor,et al.  FinFET SONOS flash memory for embedded applications , 2003, IEEE International Electron Devices Meeting 2003.

[33]  L. Dreeskornfeld,et al.  A comprehensive study of corner effects in tri-gate transistors , 2004, Proceedings of the 30th European Solid-State Circuits Conference (IEEE Cat. No.04EX850).

[34]  T.C. Lu,et al.  Lateral migration of trapped holes in a nitride storage flash memory cell and its qualification methodology , 2004, IEEE Electron Device Letters.

[35]  J. F. Dickson,et al.  On-chip high-voltage generation in MNOS integrated circuits using an improved voltage multiplier technique , 1976 .

[36]  H. Reisinger,et al.  Novel dual bit tri-gate charge trapping memory devices , 2004, IEEE Electron Device Letters.

[37]  S. Slesazeck,et al.  Ferroelectricity in HfO2 enables nonvolatile data storage in 28 nm HKMG , 2012, 2012 Symposium on VLSI Technology (VLSIT).

[38]  L. Dreeskornfeld,et al.  Multi-level p+ tri-gate SONOS NAND string arrays , 2006, 2006 International Electron Devices Meeting.

[39]  Jing Zhang,et al.  Progress and outlook for STT-MRAM , 2011, 2011 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).

[40]  S. Tanaka,et al.  A new flash E2PROM cell using triple polysilicon technology , 1984, 1984 International Electron Devices Meeting.

[41]  Chilhee Chung,et al.  Current status and future prospect of Phase Change Memory , 2011, 2011 9th IEEE International Conference on ASIC.

[42]  Il Han Park,et al.  A 2-Bit Recessed Channel Nonvolatile Memory Device With a Lifted Charge-Trapping Node , 2009 .

[43]  T. Mikolajick,et al.  An overview of twin-flash technology , 2005, Symposium Non-Volatile Memory Technology 2005..

[44]  Byung-Soon Choi,et al.  A 90-nm CMOS 1.8-V 2-Gb NAND flash memory for mass storage applications , 2003 .

[45]  T.Y. Chan,et al.  The impact of gate-induced drain leakage current on MOSFET scaling , 1987, 1987 International Electron Devices Meeting.

[46]  S. Sze,et al.  A floating gate and its application to memory devices , 1967 .

[47]  Albert Bergemont,et al.  Low Voltage NVGTM: A New High Performance 3V/5V Flash Technology for Portable Computing and Telecommunications Applications , 1995, ESSDERC '95: Proceedings of the 25th European Solid State Device Research Conference.

[48]  R.W. Dutton,et al.  Virtual-ground sensing techniques for a 49-ns/200-MHz access time 1.8-V 256-Mb 2-bit-per-cell flash memory , 2004, IEEE Journal of Solid-State Circuits.

[49]  Mark A. Taylor,et al.  A 45nm Self-Aligned-Contact Process 1Gb NOR Flash with 5MB/s Program Speed , 2008, 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[50]  Betty Prince.  Semiconductor Memories: A Handbook of Design, Manufacture and Application , 1992 .

[51]  S. Mukherjee,et al.  A single transistor EEPROM cell and its implementation in a 512K CMOS EEPROM , 1985, 1985 International Electron Devices Meeting.

[52]  Ranjeet Alexis,et al.  A multilevel-cell 32 Mb flash memory , 1995, Proceedings ISSCC '95 - International Solid-State Circuits Conference.

[53]  Guido Torelli,et al.  A Bipolar-Selected Phase Change Memory Featuring Multi-Level Cell Storage , 2009, IEEE Journal of Solid-State Circuits.

[54]  G. Cohen,et al.  NROM Window Sensing for 2 and 4-bits per cell Products , 2006, 2006 21st IEEE Non-Volatile Semiconductor Memory Workshop.

[55]  Toru Tanzawa,et al.  A stable programming pulse generator for single power supply flash memories , 1997 .

[56]  Jai Hyuk Song,et al.  32nm 3-bit 32Gb NAND Flash Memory with DPT (d̲ouble p̲atterning t̲echnology) process for mass production , 2010, 2010 Symposium on VLSI Technology.

[57]  L. Selmi,et al.  Physical Aspects of Cell Operation and Reliability , 1999 .

[58]  Saied N. Tehrani,et al.  A 1-Mbit MRAM based on 1T1MTJ bit cell integrated with copper interconnects , 2003, IEEE J. Solid State Circuits.

[59]  Young-Hyun Jun,et al.  A 21 nm High Performance 64 Gb MLC NAND Flash Memory With 400 MB/s Asynchronous Toggle DDR Interface , 2012, IEEE Journal of Solid-State Circuits.

[60]  Christoph Friederich.  Program and erase of NAND memory arrays , 2010 .

[61]  A. Inoue,et al.  A 70 nm 16 Gb 16-Level-Cell NAND flash Memory , 2008, IEEE Journal of Solid-State Circuits.