High-voltage normally off GaN MOSFETs on sapphire substrates

Gallium nitride self-aligned MOSFETs were fabricated using low-pressure chemical vapor-deposited silicon dioxide as the gate dielectric and polysilicon as the gate material. Silicon was implanted into an unintentionally doped GaN layer using the polysilicon gate to define the source and drain regions, with implant activation at 1100/spl deg/C for 5 min in nitrogen. The GaN MOSFETs have a low gate leakage current of less than 50 pA for circular devices with W/L=800/128 /spl mu/m. Devices are normally off with a threshold voltage of +2.7 V and a field-effect mobility of 45 cm/sup 2//Vs at room temperature. The minimum on-resistance measured is 1.9 m/spl Omega//spl middot/cm/sup 2/ with a gate voltage of 34 V (W/L=800/2 /spl mu/m). High-voltage lateral devices had a breakdown voltage of 700 V with gate-drain spacing of 9 /spl mu/m (80 V//spl mu/m), showing the feasibility of self-aligned GaN MOSFETs for high-voltage integrated circuits.

[1]  Charge redistribution at GaN-Ga 2 O 3 interfaces: a microscopic mechanism for low defect density interfaces in remote plasma processed MOS devices prepared on polar GaN faces , 1999 .

[2]  U.K. Mishra,et al.  Effects of surface traps on breakdown voltage and switching speed of GaN power switching HEMTs , 2001, International Electron Devices Meeting. Technical Digest (Cat. No.01CH37224).

[3]  Jacek A. Majewski,et al.  Pyroelectric properties of Al(In)GaN/GaN hetero- and quantum well structures , 2002 .

[4]  Albert G. Baca,et al.  GaN Metal Oxide Semiconductor Field Effect Transistors , 1999 .

[5]  Tso-Ping Ma,et al.  High-quality oxide/nitride/oxide gate insulator for GaN MIS structures , 2001 .

[6]  H. Philipp,et al.  Properties of Si x O y N z Films on Si , 1968 .

[7]  G. Lucovsky,et al.  Charge redistribution at GaN–Ga2O3 interfaces: a microscopic mechanism for low defect density interfaces in remote-plasma-processed MOS devices prepared on polar GaN faces , 2000 .

[8]  R. Gutmann,et al.  High-voltage accumulation-mode lateral RESURF GaN MOSFETs on SiC substrate , 2003, ISPSD '03. 2003 IEEE 15th International Symposium on Power Semiconductor Devices and ICs, 2003. Proceedings..

[9]  S. Suzuki,et al.  Lateral RESURF MOSFET fabricated on 4H-SiC(0001/sup ~/) C-face , 2004, IEEE Electron Device Letters.

[10]  S. Banerjee,et al.  1300-V 6H-SiC lateral MOSFETs with two RESURF zones , 2002, IEEE Electron Device Letters.

[11]  Ichiro Omura,et al.  High breakdown voltage AlGaN-GaN power-HEMT design and high current density switching behavior , 2003 .

[12]  P. Chen,et al.  Fabrication of Enhancement-Mode GaN-Based Metal–Insulator-Semiconductor Field Effect Transistor , 2000 .

[13]  R. J. Gutmann,et al.  Effect of annealing on GaN-insulator interfaces characterized by metal-insulator-semiconductor capacitors , 2003 .

[14]  W. Wang,et al.  930, 170Ω.cm2 Lateral Two-Zone RESURF MOSFETs in 4H-SiC with NO Annealing , 2004 .

[15]  J. Kwo,et al.  Energy-band parameters at the GaAs– and GaN–Ga2O3(Gd2O3) interfaces , 2001 .

[16]  J. Zolper,et al.  High dose Si- and Mg-implantation in GaN: Electrical and structural analysis , 1997 .

[17]  Steven C. Binari,et al.  GaN FETs for microwave and high-temperature applications , 1997 .

[18]  R. Gutmann,et al.  Positive flatband voltage shift in MOS capacitors on n-type GaN , 2002, IEEE Electron Device Letters.

[19]  Guan-Ting Chen,et al.  MgO/p-GaN enhancement mode metal-oxide semiconductor field-effect transistors , 2004 .

[20]  J. Harris,et al.  Detailed interpretation of electron transport in n-GaN , 2003 .