INVITED PAPER Special Section on VLSI Design Technology in the Sub-100nm Era Module-Wise Dynamic Voltage and Frequency Scaling for a 90nm H.264/MPEG-4 Codec LSI

[1]  S. Akui,et al.  Dynamic voltage and frequency management for a low-power embedded microprocessor , 2004, IEEE Journal of Solid-State Circuits.

[2]  Takahiro Seki,et al.  Dynamic voltage and frequency management for a low-power embedded microprocessor , 2005, 2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519).

[3]  K. Maeda,et al.  Visconti: multi-VLIW image recognition processor based on configurable processor [obstacle detection applications] , 2003, Proceedings of the IEEE 2003 Custom Integrated Circuits Conference, 2003..

[4]  R.W. Brodersen,et al.  A dynamic voltage scaled microprocessor system , 2000, IEEE Journal of Solid-State Circuits.

[5]  Sakurai,et al.  A Lean Power Management technique: the lowest power consumption for the given operating speed of LSIs , 1997, Symposium 1997 on VLSI Circuits.

[6]  F. Sano,et al.  A 300 MIPS/W RISC core processor with variable supply-voltage scheme in variable threshold-voltage CMOS , 1997, Proceedings of CICC 97 - Custom Integrated Circuits Conference.

[7]  T. Matano,et al.  A 2.5 ns clock access 250 MHz 256 Mb SDRAM with a synchronous mirror delay , 1996, 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC.

[8]  A voltage reduction technique for digital systems , 1990, 1990 37th IEEE International Conference on Solid-State Circuits.