Low Power, Delay Optimised Buffer Design using 70nm CMOS Technology

This paper addresses the issues of power dissipation and propagation delay in CMOS buffers driving large capacitive loads and proposes a CMOS buffer design for improving power dissipation at optimized propagation delay. The reduction in power dissipation is achieved by minimizing short circuit power and subthreshold leakage power which is predominant when supply voltage (VDD) and threshold voltage (Vth) are scaled for low voltage applications in deep submicron (DSM) region. The proposed buffer has been designed and simulated using Tanner SPICE tool in 70 nm VLSI technology node. The results show that modified taper buffer design provides 15% reduction in power dissipation at same value of propagation delay when compared with conventional design.

[1]  R. Montoye,et al.  Beyond Moore's Law: the interconnect era , 2004, Computing in Science & Engineering.

[2]  Yong-Bin Kim,et al.  Standby Leakage Power Reduction Technique for Nanoscale CMOS VLSI Systems , 2010, IEEE Transactions on Instrumentation and Measurement.

[3]  Changsik Yoo.  A CMOS buffer without short-circuit power consumption , 2000 .

[4]  Yehea I. Ismail,et al.  Multiple Threshold Voltage Design Scheme for CMOS Tapered Buffers , 2008, IEEE Transactions on Circuits and Systems II: Express Briefs.

[5]  W. Dally.  Interconnect-limited VLSI architecture , 1999, Proceedings of the IEEE 1999 International Interconnect Technology Conference (Cat. No.99EX247).

[6]  Hendrikus J. M. Veendrick,et al.  Short-circuit dissipation of static CMOS circuitry and its impact on the design of buffer circuits , 1984 .

[7]  Eby G. Friedman,et al.  A unified design methodology for CMOS tapered buffers , 1995, IEEE Trans. Very Large Scale Integr. Syst..

[8]  Y. Ismail,et al.  Lower power, lower delay design scheme for CMOS tapered buffers , 2009, 2009 4th International Design and Test Workshop (IDT).

[9]  Mohab Anis,et al.  Design-Specific Optimization Considering Supply and Threshold Voltage Variations , 2008, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[10]  Tadahiro Kuroda.  Optimization and control of VDD and VTH for low-power, high-speed CMOS design , 2002, ICCAD 2002.

[11]  Labros Bisdounis,et al.  Short-circuit energy dissipation model for sub-100nm CMOS buffers , 2010, 2010 17th IEEE International Conference on Electronics, Circuits and Systems.

[12]  Saibal Mukhopadhyay,et al.  Leakage current mechanisms and leakage reduction techniques in deep-submicrometer CMOS circuits , 2003, Proc. IEEE.

[13]  A. Tuszynski,et al.  CMOS tapered buffer , 1990 .

[14]  Marco Furini,et al.  International Journal of Computer and Applications , 2010 .