SiGe HBT technology with fT/fmax of 300GHz/500GHz and 2.0 ps CML gate delay
暂无分享,去创建一个
C. Wipf | D. Knoll | B. Heinemann | R. Barth | D. Bolze | J. Drews | G. Fischer | R. Kurps | H. Rucker | D. Wolansky | B. Tillack | Y. Yamamoto | M. Schubert | A. Fox | O. Fursenko | T. Grabolla | U. Haak | M. Lisker | S. Marschmeyer | D. Schmidt | J. Schmidt | B. Heinemann | Marco Lisker | Holger Rücker | Ch. Wipf | Yuji Yamamoto
[1] P. Chevalier,et al. Vertical profile optimization for +400 GHz fMAX Si/SiGe:C HBTs , 2010, 2010 IEEE Bipolar/BiCMOS Circuits and Technology Meeting (BCTM).
[2] Ullrich R. Pfeiffer,et al. A 160-GHz low-noise downconverter in a SiGe HBT technology , 2010, The 40th European Microwave Conference.
[3] Bernd Heinemann,et al. A 325 GHz frequency multiplier chain in a SiGe HBT technology , 2010, 2010 IEEE Radio Frequency Integrated Circuits Symposium.
[4] Yan Zhao,et al. A SiGe quadrature transmitter and receiver chipset for emerging high-frequency applications at 160GHz , 2010, 2010 IEEE International Solid-State Circuits Conference - (ISSCC).
[5] S. Decoutere,et al. A 400GHz fMAX fully self-aligned SiGe:C HBT architecture , 2009, 2009 IEEE Bipolar/BiCMOS Circuits and Technology Meeting.
[6] Rudolf Lachner,et al. 168 GHz dynamic frequency divider in SiGe:C bipolar technology , 2009, 2009 IEEE Bipolar/BiCMOS Circuits and Technology Meeting.
[7] D. Celi,et al. A conventional double-polysilicon FSA-SEG Si/SiGe:C HBT reaching 400 GHz fMAX , 2009, 2009 IEEE Bipolar/BiCMOS Circuits and Technology Meeting.
[8] D. Knoll,et al. SiGe HBT module with 2.5 ps gate delay , 2008, 2008 IEEE International Electron Devices Meeting.
[9] D. Knoll,et al. High-performance BiCMOS technologies without epitaxially-buried subcollectors and deep trenches , 2006, 2006 International SiGe Technology and Device Meeting.
[10] R. Barth,et al. A low-parasitic collector construction for high-speed SiGe:C HBTs , 2004, IEDM Technical Digest. IEEE International Electron Devices Meeting, 2004..
[11] D. Knoll,et al. SiGe:C BiCMOS technology with 3.6 ps gate delay , 2003, IEEE International Electron Devices Meeting 2003.