Layout-driven test-architecture design and optimization for 3D SoCs under pre-bond test-pin-count constraint
暂无分享,去创建一个
[1] Sandeep Koranne,et al. Design of reconfigurable access wrappers for embedded core based SOC test , 2002, Proceedings International Symposium on Quality Electronic Design.
[2] Erik Jan Marinissen,et al. SOC test architecture design for efficient utilization of test bandwidth , 2003, TODE.
[3] Hsien-Hsin S. Lee,et al. Test Challenges for 3D Integrated Circuits , 2009, IEEE Design & Test of Computers.
[4] Erik Jan Marinissen,et al. Layout-driven SOC test architecture design for test time and wire length minimization , 2003, 2003 Design, Automation and Test in Europe Conference and Exhibition.
[5] Jian Xu,et al. Demystifying 3D ICs: the pros and cons of going vertical , 2005, IEEE Design & Test of Computers.
[6] M. Koyanagi,et al. New Three-Dimensional Integration Technology Using Chip-to-Wafer Bonding to Achieve Ultimate Super-Chip Integration , 2006 .
[7] Hsien-Hsin S. Lee,et al. A scanisland based design enabling prebond testability in die-stacked microprocessors , 2007, 2007 IEEE International Test Conference.
[8] Yuan Xie,et al. Design space exploration for 3D architectures , 2006, JETC.
[9] C.-J. Richard Shi,et al. CASCADE: A Standard Supercell Design Methodology With Congestion-Driven Placement for Three-Dimensional Interconnect-Heavy Very Large-Scale Integrated Circuits , 2007, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[10] Qiang Xu,et al. Test architecture design and optimization for three-dimensional SoCs , 2009, 2009 Design, Automation & Test in Europe Conference & Exhibition.
[11] Zebo Peng,et al. A reconfigurable power-conscious core wrapper and its application to soc test scheduling , 2003, International Test Conference, 2003. Proceedings. ITC 2003..
[12] Xiaoxia Wu,et al. Scan chain design for three-dimensional integrated circuits (3D ICs) , 2007, 2007 25th International Conference on Computer Design.
[13] Xiaoxia Wu,et al. Test-access mechanism optimization for core-based three-dimensional SOCs , 2008, 2008 IEEE International Conference on Computer Design.
[14] Yuan Xie,et al. Processor Design in 3D Die-Stacking Technologies , 2007, IEEE Micro.
[15] Q. Xu,et al. Resource-constrained system-on-a-chip test: a survey , 2005 .
[16] Erik Jan Marinissen,et al. Test Wrapper and Test Access Mechanism Co-Optimization for System-on-Chip , 2002, J. Electron. Test..
[17] Kaustav Banerjee,et al. 3-D ICs: a novel chip design for improving deep-submicrometer interconnect performance and systems-on-chip integration , 2001, Proc. IEEE.
[18] G. Smith,et al. Yield considerations in the choice of 3D technology , 2007, 2007 International Symposium on Semiconductor Manufacturing.