A scheme for wide input range precision SAR ADC

This paper presents a new scheme for enabling wide input voltage range for SAR (successive approximation register) ADCs. Precision ADC usually favors large input voltage range (>3V), while a push for higher throughput often calls for the use of low voltage devices in fine lithography. There are elegant solutions to bridge the gap. Recently a new type of SAR ADCs using passive charge sharing technique or reservoir capacitor techniques emerges. Previous solutions of dealing with large input range are not compatible with this newly developed SAR ADCs. This paper presents a new scheme to make a wide input voltage range possible for this type of ADCs. Simulation results confirmed it is an appealing and elegant solution. This scheme is not very exciting for traditional SAR ADCs. But it is the only elegant solution for the passive charge sharing ADC as the author now knows.

[1]  Jan Craninckx,et al.  A 70dB DR 10b 0-to-80MS/s current-integrating SAR ADC with adaptive dynamic range , 2012, 2012 IEEE International Solid-State Circuits Conference.

[2]  Colin Lyden,et al.  An 18 b 5 MS/s SAR ADC with 100.2 dB dynamic range , 2014, 2014 Symposium on VLSI Circuits Digest of Technical Papers.

[3]  Franco Maloberti,et al.  A 10-bit 100-MS/s Reference-Free SAR ADC in 90 nm CMOS , 2010, IEEE Journal of Solid-State Circuits.

[4]  Ron Kapusta,et al.  A 16-bit 16MS/s SAR ADC with on-chip calibration in 55nm CMOS , 2017, 2017 Symposium on VLSI Circuits.

[5]  Jan Craninckx,et al.  A 65fJ/Conversion-Step 0-to-50MS/s 0-to-0.7mW 9b Charge-Sharing SAR ADC in 90nm Digital CMOS , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.