Flexible Chip-on-Flex (COF) and embedded Chip-in-Flex (CIF) packages by applying wafer level package (WLP) technology using anisotropic conductive films (ACFs)

Abstract Due to increasing demand for higher performance, greater flexibility, smaller size, and lighter weight in electronic devices, extensive studies on flexible electronic packages have been carried out. However, there has been little research on flexible packages by wafer level package (WLP) technology using anisotropic conductive films (ACFs) and flex substrates, an innovative packaging technology that requires fewer process steps and lower process temperature, and also provides flexible packages. This study demonstrated and evaluated the reliability of flexible packages that consisted of a flexible Chip-on-Flex (COF) assembly and embedded Chip-in-Flex (CIF) packages by applying a WLP process. The WLP process was successfully performed for the cases of void-free ACF lamination on a 50 μm thin wafer, wafer dicing without ACF delamination, and a flip-chip assembly which showed stable bump contact resistances. The fabricated COF assembly was more flexible than the conventional COF whose chip thickness is about 700 μm. To evaluate the flexibility of the COF assembly, a static bending test was performed under different bending radiuses: 35 mm, 30 mm, 25 mm, and 20 mm. Adopting optimized bonding processes of COF assembly and Flex-on-Flex (FOF) assembly, CIF packages were then successfully fabricated. The reliability of the CIF packages was evaluated via a high temperature/humidity test (85 °C/85% RH) and high temperature storage test (HTST). From the reliability test results, the CIF packages showed excellent 85 °C/85% RH reliability. Furthermore, guideline of ACF material property was suggested by Finite Element Analysis (FEA) for better HTST reliability.

[1]  John W. Balde,et al.  Foldable Flex and Thinned Silicon Multichip Packaging Technology , 2003 .

[2]  Ulrich Ramacher,et al.  3D chip stack technology using through-chip interconnects , 2005, IEEE Design & Test of Computers.

[3]  R.R. Tummala,et al.  Chip-last Embedded Active for System-On-Package (SOP) , 2007, 2007 Proceedings 57th Electronic Components and Technology Conference.

[4]  Rao Tummala,et al.  Fundamentals of Microsystems Packaging , 2001 .

[5]  J. Vanfleteren,et al.  Fine-Pitch Capabilities of the Flat Ultra-Thin Chip Packaging (UTCP) Technology , 2010, IEEE Transactions on Advanced Packaging.

[6]  B. Keser,et al.  Advanced Packaging: The Redistributed Chip Package , 2007, IEEE Transactions on Advanced Packaging.

[7]  H.-Y Son,et al.  Wafer-Level Flip Chip Packages Using Preapplied Anisotropic Conductive Films (ACFs) , 2007, IEEE transactions on electronics packaging manufacturing (Print).

[9]  K. Y. Chen,et al.  Ultra-thin electronic device package , 2000 .

[10]  Kyung-Woon Jang,et al.  Material properties of anisotropic conductive films (ACFs) and their flip chip assembly reliability in NAND flash memory applications , 2008, Microelectron. Reliab..

[11]  Nonconductive Films (NCFs) With Multifunctional Epoxies and Silica Fillers for Reliable NCFs Flip Chip on Organic Boards (FCOBs) , 2007, IEEE Transactions on Electronics Packaging Manufacturing.

[12]  Eero Ristolainen,et al.  Anisotropic conductive film flip chip joining using thin chips , 2002, Microelectron. Reliab..