A 3-pin 1V 115µW 176×144 autonomous active pixel image sensor in 0.18µm CMOS

We present a micropower QCIF image sensor fabricated in 0.18µm CMOS technology. Low-power operation is achieved through a system-on-chip design methodology optimizing from device to architecture, yielding a 3-pin autonomous system. Supply voltage and reference are scaled down to 1.0V and 400mV, respectively. Compared to previous work, this imager consumes 42% less energy per pixel.

[1]  Ali Hajimiri,et al.  Capacity limits and matching properties of integrated capacitors , 2002, IEEE J. Solid State Circuits.

[2]  J. Weiland,et al.  Intraocular retinal prosthesis , 2006, IEEE Engineering in Medicine and Biology Magazine.

[3]  R. Jacob Baker,et al.  CMOS Circuit Design, Layout, and Simulation , 1997 .

[4]  Julius Georgiou,et al.  A Reduced-Area, Low-Power CMOS Bandgap Reference Circuit , 2007, 2007 IEEE International Symposium on Circuits and Systems.

[5]  P. Gray,et al.  All-MOS charge redistribution analog-to-digital conversion techniques. I , 1975, IEEE Journal of Solid-State Circuits.

[6]  Sanshiro Shishido,et al.  A 3.6pW/frame·pixel 1.35V PWM CMOS Imager with Dynamic Pixel Readout and no Static Bias Current , 2008, 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[7]  D.A. Hodges,et al.  All-MOS charge-redistribution analog-to-digital conversion techniques. II , 1975, IEEE Journal of Solid-State Circuits.

[8]  Eric R. Fossum,et al.  CMOS image sensors: electronic camera-on-a-chip , 1997 .

[9]  Eric R. Fossum,et al.  A 1.5-V 550-/spl mu/W 176/spl times/144 autonomous CMOS active pixel image sensor , 2003 .

[10]  E. Culurciello,et al.  A biomorphic digital image sensor , 2003, IEEE J. Solid State Circuits.