Verification of interconnects

• A submitted manuscript is the author's version of the article upon submission and before peer-review. There can be important differences between the submitted version and the official published version of record. People interested in the research are advised to contact the author for the final version of the publication, or visit the DOI to the publisher's website. • The final author version and the galley proof are versions of the publication after peer review. • The final published version features the final layout of the paper including the volume, issue and page numbers.

[1]  Thomas Kropf,et al.  Introduction to Formal Hardware Verification , 1999, Springer Berlin Heidelberg.

[2]  Jja Jeroen Keiren,et al.  Advanced reduction techniques for model checking , 2013 .

[3]  Niklas Sörensson,et al.  An Extensible SAT-solver , 2003, SAT.

[4]  Hans Zantema,et al.  Relaxation of 3-partition instances , 2013, CTW.

[5]  Rjm Rolf Theunissen.  Supervisory control in health care systems , 2015 .

[6]  Jehoshua Bruck,et al.  Cyclic Boolean circuits , 2012, Discret. Appl. Math..

[7]  Anja Guzzi,et al.  Supporting Developers' Teamwork from within the IDE , 2015 .

[8]  Rolf Drechsler,et al.  MONSOON: SAT-Based ATPG for Path Delay Faults Using Multiple-Valued Logics , 2010, J. Electron. Test..

[9]  Joost Winter,et al.  Coalgebraic Characterizations of Automata-Theoretic Classes , 2014 .

[10]  Armin Biere,et al.  Symbolic Model Checking without BDDs , 1999, TACAS.

[11]  Jehoshua Bruck,et al.  The synthesis of cyclic combinational circuits , 2003, Proceedings 2003. Design Automation Conference (IEEE Cat. No.03CH37451).

[12]  Zeljko Zilic,et al.  Incorporating efficient assertion checkers into hardware emulation , 2005, 2005 International Conference on Computer Design.

[13]  John D. Backes,et al.  The analysis of cyclic circuits with Boolean satisfiability , 2008, 2008 IEEE/ACM International Conference on Computer-Aided Design.

[14]  Alfons Laarman,et al.  Scalable multi-core model checking , 2014 .

[15]  Minh Tri Ngo,et al.  Qualitative and Quantitative Information Flow Analysis for Multi-threaded Programs , 2014 .

[16]  Michael Kishinevsky,et al.  Automatic generation of inductive invariants from high-level microarchitectural models of communication fabrics , 2012, Formal Methods Syst. Des..

[17]  Roel Verdult,et al.  The (in)security of proprietary cryptography , 2015 .

[18]  Helmut Veith,et al.  On the Complexity of Symbolic Verification and Decision Problems in Bit-Vector Logic , 2014, MFCS.

[19]  Julien Schmaltz,et al.  A Comment on “A Necessary and Sufficient Condition for Deadlock-Free Adaptive Routing in Wormhole Networks” , 2011, IEEE Transactions on Parallel and Distributed Systems.

[20]  Gerhard de Koning Gans,et al.  Outsmarting smart cards , 2013 .

[21]  Sebastiaan J. C. Joosten,et al.  Process algebra semantics & reachability analysis for micro-architectural models of communication fabrics , 2015, 2015 ACM/IEEE International Conference on Formal Methods and Models for Codesign (MEMOCODE).

[22]  Mjm Marcel Roeloffzen.  Kinetic data structures in the black-box model , 2013 .

[23]  Sebastiaan J. C. Joosten,et al.  Scalable liveness verification for communication fabrics , 2014, 2014 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[24]  Julien Schmaltz,et al.  Hunting deadlocks efficiently in microarchitectural models of communication fabrics , 2011, 2011 Formal Methods in Computer-Aided Design (FMCAD).

[25]  Sebastiaan J. C. Joosten,et al.  A Macro for Reusing Abstract Functions and Theorems , 2013, ACL2.

[26]  Don Mills,et al.  Verilog and SystemVerilog Gotchas , 2007 .

[27]  Jeffrey Voas,et al.  Building Blocks of the Internet of Things , 2016, 2016 IEEE Symposium on Service-Oriented System Engineering (SOSE).

[28]  Tom Melham,et al.  Abstraction Mechanisms for Hardware Verification , 1988 .

[29]  Dhp Dirk Gerrits.  Pushing and pulling : computing push plans for disk-shaped robots, and dynamic labelings for moving points , 2013 .

[30]  Enrico Tronci,et al.  Correct Hardware Design and Verification Methods , 2003, Lecture Notes in Computer Science.

[31]  Rolf Drechsler,et al.  On Acceleration of SAT-Based ATPG for Industrial Designs , 2008, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[32]  Armin Biere,et al.  Bounded model checking , 2003, Adv. Comput..

[33]  Sol Swords,et al.  Centaur Technology Media Unit Verification , 2009, CAV.

[34]  Adrianus Johannus Paulus Jeckmans.  Cryptographically-Enhanced Privacy for Recommender Systems , 2014 .

[35]  Robert K. Brayton,et al.  Scalable progress verification in credit-based flow-control systems , 2012, 2012 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[36]  Kees G. W. Goossens,et al.  Deadlock Prevention in the Æthereal Protocol , 2005, CHARME.

[37]  Marijn Paul Schraagen,et al.  Aspects of record linkage , 2014 .

[38]  Carst Tankink.  Documentation and formal mathematics : web technology meets theorem proving , 2013 .

[39]  Elizabeth M. Rudnick,et al.  Microprocessor Design Verification , 2000, The VLSI Handbook.

[40]  Rudy van Vliet,et al.  DNA expressions - A formal notation for DNA , 2015 .

[41]  Sebastiaan J. C. Joosten,et al.  Formal Deadlock Verification for Click Circuits , 2013, 2013 IEEE 19th International Symposium on Asynchronous Circuits and Systems.

[42]  Sebastiaan J. C. Joosten,et al.  Automatic extraction of micro-architectural models of communication fabrics from register transfer level designs , 2015, 2015 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[43]  Andreas Kuehlmann.  Dynamic transition relation simplification for bounded property checking , 2004, IEEE/ACM International Conference on Computer Aided Design, 2004. ICCAD-2004..

[44]  Frank S. de Boer,et al.  Combining Monitoring with Run-Time Assertion Checking , 2014, SFM.

[45]  Sayak Ray,et al.  Scalable Model Checking Beyond Safety - A Communication Fabric Perspective , 2013 .

[46]  N Neda Noroozi,et al.  Improving input-output conformance testing theories , 2014 .

[47]  Axel Belinfante,et al.  JTorX: exploring model-based testing , 2014 .

[48]  M. S. Greiler,et al.  Test Suite Comprehension for Modular and Dynamic Systems , 2013 .

[49]  Eduardo Zambon,et al.  Abstract Graph Transformation - Theory and Practice , 2013 .

[50]  Ümit Y. Ogras,et al.  xMAS: Quick Formal Modeling of Communication Fabrics to Enable Verification , 2012, IEEE Design & Test of Computers.

[51]  Gergely Alpár,et al.  Attribute-based identity management : [bridging the cryptographic design of ABCs with the real world] , 2015 .

[52]  E. Gebler,et al.  Robust SOS Specifications of Probabilistic Processes , 2015 .

[53]  Ashwani Singh,et al.  Formal verification methodology considerations for network on chips , 2012, ICACCI '12.

[54]  Ken Coffman.  Real World FPGA Design with Verilog , 1999 .

[55]  Julien Schmaltz,et al.  WickedXmas : designing and verifying on-chip communication fabrics , 2014 .

[56]  José Duato,et al.  994 International Conference on Parallel Processing a Necessary and Sufficient Condition for Deadlock-free Adaptive Routing in Wormhole Networks , 2022 .

[57]  L. Lensink,et al.  Applying formal methods in software development , 2013 .

[58]  Robbert Krebbers,et al.  The C standard formalized in Coq , 2015 .

[59]  Frank W. Takes.  Algorithms for analyzing and mining real-world graphs , 2014 .

[60]  John Businge,et al.  Co-evolution of the Eclipse SDK Framework and Its Third-Party Plug-Ins , 2013, 2013 17th European Conference on Software Maintenance and Reengineering.

[61]  Stephen A. Edwards,et al.  Transforming Cyclic Circuits Into Acyclic Equivalents , 2008, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[62]  Cuiting Chen,et al.  Automated Fault Localization for Service-Oriented Software Systems , 2015 .

[63]  Jeroen Bransen,et al.  On the Incremental Evaluation of Higher-Order Attribute Grammars , 2015 .

[64]  Aarti Gupta,et al.  Formal hardware verification methods: A survey , 1992, Formal Methods Syst. Des..

[65]  Sander van der Burg,et al.  A Reference Architecture for Distributed Software Deployment , 2013 .

[66]  Tiziana Margaria,et al.  Tools and algorithms for the construction and analysis of systems: a special issue for TACAS 2017 , 2001, International Journal on Software Tools for Technology Transfer.

[67]  Joeri de Ruiter,et al.  Lessons learned in the analysis of the EMV and TLS security protocols , 2015 .

[68]  Michael Kishinevsky,et al.  A System Verilog Rewriting System for RTL Abstraction with Pentium Case Study , 2008, 2008 6th ACM/IEEE International Conference on Formal Methods and Models for Co-Design.

[69]  Michiel Helvensteijn,et al.  Abstract delta modeling : software product lines and beyond , 2014 .

[70]  Stefan Dietzel,et al.  Resilient in-network aggregation for vehicular networks , 2015 .

[71]  Georgeta Igna,et al.  Performance analysis of real-time task systems using timed automata , 2013 .

[72]  van den,et al.  Composition and synchronization of real-time components upon one processor , 2013 .

[73]  Tiago Espinha,et al.  Web Service Growing Pains: Understanding Services and Their Clients , 2015 .

[74]  S Sjoerd Cranen,et al.  Getting the point : obtaining and understanding fixpoints in model checking , 2015 .

[75]  Farimah Farahmandi,et al.  Groebner basis based formal verification of large arithmetic circuits using Gaussian elimination and cone-based polynomial extraction , 2015, Microprocess. Microsystems.

[76]  Wouter Meulemans,et al.  Similarity measures and algorithms for cartographic schematization , 2014 .

[77]  Sebastiaan J. C. Joosten,et al.  Type Checking by Domain Analysis in Ampersand , 2015, RAMICS.

[78]  Sebastiaan J. C. Joosten,et al.  Generation of inductive invariants from register transfer level designs of communication fabrics , 2013, 2013 Eleventh ACM/IEEE International Conference on Formal Methods and Models for Codesign (MEMOCODE 2013).

[79]  R.W.J. Kersten,et al.  Software analysis methods for resource-sensitive systems , 2015 .

[80]  van der,et al.  Domain specific languages and their type systems , 2014 .

[81]  T. V. Bui,et al.  A software architecture for body area sensor networks : flexibility and trustworthiness , 2015 .

[82]  Simon L. Peyton Jones,et al.  Lazy functional state threads , 1994, PLDI '94.

[83]  Pim Vullers,et al.  Efficient implementations of attribute-based credentials on smart cards , 2014 .

[84]  Fides Aarts,et al.  Tomte : bridging the gap between active learning and real-world systems , 2014 .

[85]  Yanja Dajsuren,et al.  On the design of an architecture framework and quality evaluation for automotive software systems , 2015 .

[86]  J. Bergstra,et al.  Process Algebra with Five-Valued Conditions , 2001 .

[87]  José Duato,et al.  A New Theory of Deadlock-Free Adaptive Routing in Wormhole Networks , 1993, IEEE Trans. Parallel Distributed Syst..

[88]  B. Lijnse,et al.  TOP to the rescue. Task-oriented programming for incident response applications , 2005 .

[89]  Marco Roveri,et al.  The nuXmv Symbolic Model Checker , 2014, CAV.

[90]  Ieee Standards Board.  IEEE standard verilog hardware description language , 2001 .

[91]  Ronald L. Rivest.  The Necessity of Feedback in Minimal Monotone Combinational Circuits , 1977, IEEE Transactions on Computers.

[92]  Julien Schmaltz,et al.  Easy Formal Specification and Validation of Unbounded Networks-on-Chips Architectures , 2012, TODE.

[93]  Amit Gupta,et al.  Acyclic modeling of combinational loops , 2005, ICCAD-2005. IEEE/ACM International Conference on Computer-Aided Design, 2005..

[94]  Vigyan Singhal,et al.  Sign-off with Bounded Formal Verification Proofs , 2014 .

[95]  Stephen A. Edwards,et al.  Making cyclic circuits acyclic , 2003, Proceedings 2003. Design Automation Conference (IEEE Cat. No.03CH37451).

[96]  Kees Goossens,et al.  AEthereal network on chip: concepts, architectures, and implementations , 2005, IEEE Design & Test of Computers.

[97]  Cor-Paul Bezemer,et al.  Performance Optimization of Multi-Tenant Software Systems , 2014 .

[98]  Dina Hadžiosmanović,et al.  The process matters: cyber security in industrial control systems , 2014 .

[99]  Stjepan Picek,et al.  Applications of evolutionary computation to cryptology , 2015 .

[100]  Lionel Mamane,et al.  Interactive mathematical documents: creation and presentation , 2004 .

[101]  A. J. van der Ploeg,et al.  Efficient abstractions for visualization and interaction , 2015 .

[102]  Aaron R. Bradley,et al.  SAT-Based Model Checking without Unrolling , 2011, VMCAI.

[103]  Emden R. Gansner,et al.  Graphviz - Open Source Graph Drawing Tools , 2001, GD.

[104]  Mark Timmer,et al.  Efficient modelling, generation and analysis of Markov automata , 2013 .

[105]  Qi Zhu,et al.  SAT sweeping with local observability don't-cares , 2006, 2006 43rd ACM/IEEE Design Automation Conference.

[106]  Kees Goossens,et al.  Embedding hardware description languages in proof systems , 1993, CST.

[107]  Julien Schmaltz,et al.  Towards the formal verification of cache coherency at the architectural level , 2012, TODE.

[108]  Sebastiaan J. C. Joosten,et al.  Initial Experiments with TPTP-style Automated Theorem Provers on ACL2 Problems , 2014, ACL2.

[109]  Fabio Somenzi,et al.  Arithmetic Boolean Expression Manipulator Using BDDs , 1997, Formal Methods Syst. Des..

[110]  Ümit Y. Ogras,et al.  Quick formal modeling of communication fabrics to enable verification , 2010, 2010 IEEE International High Level Design Validation and Test Workshop (HLDVT).

[111]  Elisa Costante,et al.  Privacy throughout the data cycle , 2015 .

[112]  Kwang-Ting Cheng,et al.  A case study of Time-Multiplexed Assertion Checking for post-silicon debugging , 2010, 2010 IEEE International High Level Design Validation and Test Workshop (HLDVT).

[113]  R. Brayton,et al.  FRAIGs: A Unifying Representation for Logic Synthesis and Verification , 2005 .

[114]  J. van den Bos,et al.  Gathering evidence: Model-driven software engineering in automated digital forensics , 2014 .

[115]  Julien Schmaltz,et al.  Inference of channel types in micro-architectural models of on-chip communication networks , 2014, 2014 22nd International Conference on Very Large Scale Integration (VLSI-SoC).

[116]  John D. Backes,et al.  The Synthesis of Cyclic Dependencies with Boolean Satisfiability , 2012, TODE.