Reduction of Components in Cascaded Transformer Multilevel Inverter Using Two DC Sources

In this paper a novel cascaded transformer multilevel inverter is proposed. Each basic unit of the inverter includes two DC sources, single phase transformers and semiconductor switches. This inverter, which operates as symmetric and asymmetric, can output more number of voltage levels in the same number of the switching devices. Besides, the number of gate driving circuits is reduced, which leads to circuit size reduction and lower power consumption in the driving circuits. Moreover, several methods to determination of transformers turn ratio in proposed inverter are presented. Theoretical analysis, simulation results using MATLAB/SIMULINK and experimental results are provided to verify the operation of the suggested inverter.

[1]  Leopoldo García Franquelo,et al.  > Replace This Line with Your Paper Identification Number (double-click Here to Edit) < , 2022 .

[2]  Mohamad Reza Banaei,et al.  Analysis of a Generalized Symmetrical Multilevel inverter , 2011, J. Circuits Syst. Comput..

[3]  Reza-Salehi,et al.  Harmonic Elimination and Optimization of Stepped Voltage of Multilevel Inverter by Bacterial Foraging Algorithm , 2010 .

[4]  Fang Zheng Peng,et al.  Multilevel converters-a new breed of power converters , 1995, IAS '95. Conference Record of the 1995 IEEE Industry Applications Conference Thirtieth IAS Annual Meeting.

[5]  Leon M. Tolbert,et al.  Charge balance control schemes for cascade multilevel converter in hybrid electric vehicles , 2002, IEEE Trans. Ind. Electron..

[6]  Ebrahim Babaei,et al.  Reduction of dc voltage sources and switches in asymmetrical multilevel converters using a novel topology , 2007 .

[7]  P. N. Tekwani,et al.  Twelve-Sided Polygonal Voltage Space Vector Based Multilevel Inverter for an Induction Motor Drive With Common-Mode Voltage Elimination , 2007, IEEE Transactions on Industrial Electronics.

[8]  Fernando L. M. Antunes,et al.  Multilevel Inverter Topologies for Stand-Alone PV Systems , 2013, IEEE Transactions on Industrial Electronics.

[9]  Chenchang Zhan,et al.  A Low dropout regulator with Low Quiescent Current and High Power Supply Rejection over Wide Range of Frequency for SoC , 2011, J. Circuits Syst. Comput..

[10]  Il-Woo Kim,et al.  Optimal Rotor Structure Design of Interior Permanent Magnet Synchronous Machine based on Efficient Genetic Algorithm Using Kriging Model , 2012 .

[11]  F. L. Luo,et al.  Trinary hybrid multilevel inverter used in STATCOM with unbalanced voltages , 2005 .

[12]  Mohamad Reza Banaei,et al.  Verification of New Family for Cascade Multilevel Inverters with Reduction of Components , 2011 .

[13]  P. N. Tekwani,et al.  A Dual Five-Level Inverter-Fed Induction Motor Drive With Common-Mode Voltage Elimination and DC-Link Capacitor Voltage Balancing Using Only the Switching-State Redundancy—Part II , 2007, IEEE Transactions on Industrial Electronics.

[14]  R. Echavarria,et al.  Cascade multilevel inverter with only one DC source , 2002, VIII IEEE International Power Electronics Congress, 2002. Technical Proceedings. CIEP 2002..

[15]  Samir Kouro,et al.  Unidimensional Modulation Technique for Cascaded Multilevel Converters , 2009, IEEE Transactions on Industrial Electronics.

[16]  Cassiano Rech,et al.  Hybrid Multilevel Converters: Unified Analysis and Design Considerations , 2007, IEEE Transactions on Industrial Electronics.

[17]  Zhong Du,et al.  Hybrid cascaded multilevel inverter with PWM control method , 2008, 2008 IEEE Power Electronics Specialists Conference.

[18]  L.G. Franquelo,et al.  The age of multilevel converters arrives , 2008, IEEE Industrial Electronics Magazine.