Bias temperature instability from gate charge characteristics investigations in N-Channel Power MOSFET

This paper reports the effects of bias temperature stress (positive and negative bias temperature instabilites, PBTI-NBTI) on threshold voltage, input capacitance and Miller capacitance of N-Channel Power MOSFET. The device is stressed with gate voltage under precision temperature forcing system. The bias temperature cycling also induces instabilities N-Channel Power MOSFET. The gate charge characteristics have been investigated before and after stress. The capacitances (the drain-gate and drain-source capacitances) are shifted due to the degradation of device physical properties under different stress time and stress temperature conditions. Bi-dimensional simulations have been performed for the 2D Power MOSFET structure and accurately analyzed. Gate charge characteristics of the device have been correlated to physical properties to analyze mechanisms responsible of parameter degradations. It is shown that the main degradation issues in the Si Power MOSFET are the charge trapping and the trap creation at the interface of the gate dielectric performed by energetic free carriers, which have sufficient energy to cross the Si-SiO"2 barrier.

[1]  Shigeo Ogawa,et al.  Interface‐trap generation at ultrathin SiO2 (4–6 nm)‐Si interfaces during negative‐bias temperature aging , 1995 .

[2]  M.A. Alam,et al.  A critical examination of the mechanics of dynamic NBTI for PMOSFETs , 2003, IEEE International Electron Devices Meeting 2003.

[3]  Young S. Chung,et al.  Power capability limits of power MOSFET devices , 2002, Microelectron. Reliab..

[4]  Michael Glavanovics,et al.  Analysis of wire bond and metallization degradation mechanisms in DMOS power transistors stressed under thermal overload conditions , 2004, Microelectron. Reliab..

[5]  Guido Groeseneken,et al.  Positive Bias Temperature Instability in nMOSFETs with ultra-thin Hf-silicate gate dielectrics , 2005 .

[6]  B. Beydoun,et al.  Two-dimensional simulation of the thermal stress effect on static and dynamic VDMOS characteristics , 2005 .

[7]  Sufi Zafar.  The Negative Bias Temperature Instability in MOS Devices , 2006, IIRW 2006.

[8]  M.A. Alam,et al.  Investigation and modeling of interface and bulk trap generation during negative bias temperature instability of p-MOSFETs , 2004, IEEE Transactions on Electron Devices.

[9]  Aleksandar B. Jakšić,et al.  Defect behaviors in n-channel power VDMOSFETs during HEFS and thermal post-HEFS annealing , 2006 .

[10]  Stéphane Moreau,et al.  Comparative study of thermal cycling and thermal shocks tests on electronic components reliability , 2004, Microelectron. Reliab..

[11]  K. Jeppson,et al.  Negative bias stress of MOS devices at high electric fields and degradation of MNOS devices , 1977 .

[12]  M. Denais,et al.  NBTI degradation: From physical mechanisms to modelling , 2006, Microelectron. Reliab..

[13]  P. De Pauw,et al.  Bias temperature reliability of p-channel high-voltage devices , 1997 .

[14]  Ivica Manic,et al.  NBT stress-induced degradation and lifetime estimation in p-channel power VDMOSFETs , 2006, Microelectron. Reliab..

[15]  S. John,et al.  NBTI impact on transistor and circuit: models, mechanisms and scaling effects [MOSFETs] , 2003, IEEE International Electron Devices Meeting 2003.

[16]  P. Mialhe,et al.  Silicon oxide defects in aging of MOS electronic devices , 1997 .

[17]  James H. Stathis,et al.  The negative bias temperature instability in MOS devices: A review , 2006, Microelectron. Reliab..

[18]  N. Mielke,et al.  Universal recovery behavior of negative bias temperature instability [PMOSFETs] , 2003, IEEE International Electron Devices Meeting 2003.

[19]  V. Reddy,et al.  A comprehensive framework for predictive modeling of negative bias temperature instability , 2004, 2004 IEEE International Reliability Physics Symposium. Proceedings.

[20]  Steven T. Peake,et al.  Power semiconductor devices , 1995 .

[21]  D. Fleetwood,et al.  An overview of radiation effects on electronics in the space telecommunications environment , 2000 .

[22]  Ivica Manic,et al.  Negative bias temperature instability mechanisms in p-channel power VDMOSFETs , 2005, Microelectron. Reliab..

[23]  Ogawa,et al.  Generalized diffusion-reaction model for the low-field charge-buildup instability at the Si-SiO2 interface. , 1995, Physical review. B, Condensed matter.

[24]  William Eccleston,et al.  Positive bias temperature instability in MOSFETs , 1998 .

[25]  S. Gamerith,et al.  Negative bias temperature stress on low voltage p-channel DMOS transistors and the role of nitrogen , 2002, Microelectron. Reliab..

[26]  T. Yamamoto,et al.  A new degradation mode of scaled p/sup +/ polysilicon gate pMOSFETs induced by bias temperature (BT) instability , 1995, Proceedings of International Electron Devices Meeting.

[27]  Ivica Manic,et al.  Effects of electrical stressing in power VDMOSFETs , 2005, Microelectron. Reliab..

[28]  C. T. Hsu,et al.  Analysis of the gate capacitance measurement technique and its application for the evaluation of hot-carrier degradation in submicrometer MOSFETs , 2001, Microelectron. Reliab..

[29]  K. Yamaguchi,et al.  The impact of bias temperature instability for direct-tunneling ultra-thin gate oxide on MOSFET scaling , 1999, 1999 Symposium on VLSI Technology. Digest of Technical Papers (IEEE Cat. No.99CH36325).

[30]  Dieter K. Schroder,et al.  Negative bias temperature instability: What do we understand? , 2007, Microelectron. Reliab..