Evaluation on FPGA of triple rail logic robustness against DPA and DEMA

Side channel attacks are known to be efficient techniques to retrieve secret data. In this context, this paper concerns the evaluation of the robustness of triple rail logic against power and electromagnetic analyses on FPGA devices. More precisely, it aims at demonstrating that the basic concepts behind triple rail logic are valid and may provide interesting design guidelines to get DPA resistant circuits which are also more robust against DEMA.

[1]  Sylvain Guilley,et al.  CMOS structures suitable for secured hardware , 2004, Proceedings Design, Automation and Test in Europe Conference and Exhibition.

[2]  Paul C. Kocher,et al.  Differential Power Analysis , 1999, CRYPTO.

[3]  Alexandre Yakovlev,et al.  Design and analysis of dual-rail circuits for security applications , 2005, IEEE Transactions on Computers.

[4]  Luis A. Plana,et al.  An investigation into the security of self-timed circuits , 2003, Ninth International Symposium on Asynchronous Circuits and Systems, 2003. Proceedings..

[5]  Mark G. Karpovsky,et al.  Delay insensitive encoding and power analysis: a balancing act [cryptographic hardware protection] , 2005, 11th IEEE International Symposium on Asynchronous Circuits and Systems.

[6]  Ingrid Verbauwhede,et al.  A digital design flow for secure integrated circuits , 2006, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[7]  Philippe Maurine,et al.  Secured Structures for Secured Asynchronous QDI Circuits , 2004 .

[8]  Ingrid Verbauwhede,et al.  Securing Encryption Algorithms against DPA at the Logic Level: Next Generation Smart Card Technology , 2003, CHES.

[9]  Zhen Wang,et al.  Power Balanced Gates Insensitive to Routing Capacitance Mismatch , 2008, 2008 Design, Automation and Test in Europe.

[10]  Marc Renaudin,et al.  DPA on quasi delay insensitive asynchronous circuits: formalization and improvement , 2005, Design, Automation and Test in Europe.

[11]  Bart Preneel,et al.  Power Analysis of an FPGA: Implementation of Rijndael: Is Pipelining a DPA Countermeasure? , 2004, CHES.

[12]  George S. Taylor,et al.  Security Evaluation of Asynchronous Circuits , 2003, CHES.

[13]  Lionel Torres,et al.  Near-Field Mapping System to Scan in Time Domain the Magnetic Emissions of Integrated Circuits , 2008, PATMOS.

[14]  Jean-Didier Legat,et al.  A Dynamic Current Mode Logic to Counteract Power Analysis Attacks , 2004 .

[15]  Fernando Gehm Moraes,et al.  SCAFFI: An intrachip FPGA asynchronous interface based on hard macros , 2007, 2007 25th International Conference on Computer Design.

[16]  Philippe Maurine,et al.  Improvement of dual rail logic as a countermeasure against DPA , 2007, 2007 IFIP International Conference on Very Large Scale Integration.

[17]  Zhimin Chen,et al.  Dual-Rail Random Switching Logic: A Countermeasure to Reduce Side Channel Leakage , 2006, CHES.