Circuit-level simulation of CDM-ESD and EOS in submicron MOS devices
暂无分享,去创建一个
[1] Charvaka Duvvury,et al. Advanced CMOS protection device trigger mechanisms during CDM , 1995 .
[2] Sung-Mo Kang,et al. Electrical overstress (EOS) power profiles: A guideline to qualify EOS hardness of semiconductor devices , 1993 .
[3] A. Amerasekera,et al. Characterization and modeling of second breakdown in NMOST's for the extraction of ESD-related process and design parameters , 1991 .
[4] R.W. Dutton,et al. Bipolar transistor modeling of avalanche generation for computer circuit simulation , 1975, IEEE Transactions on Electron Devices.
[5] Mario Pinto-Guedes,et al. A circuit simulation model for bipolar-induced breakdown in MOSFET , 1988, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[6] Sung-Mo Kang,et al. Circuit-Level Electrothermal Simulation , 1995 .
[7] H. A. Schafft,et al. Second breakdown—A comprehensive review , 1967 .
[8] M. Reisch. On bistable behavior and open-base breakdown of bipolar transistors in the avalanche regime-modeling and applications , 1992 .
[9] J.R.M. Luchies,et al. Fast turn-on of an NMOS ESD protection transistor: measurements and simulations , 1995 .
[10] A. Amerasekera,et al. Electrothermal behavior of deep submicron nMOS transistors under high current snapback (ESD/EOS) conditions , 1994, Proceedings of 1994 IEEE International Electron Devices Meeting.
[11] S. Ramaswamy,et al. Modeling MOS snapback and parasitic bipolar action for circuit-level ESD and high current simulations , 1996, Proceedings of International Reliability Physics Symposium.
[12] S. M. Sze,et al. Physics of semiconductor devices , 1969 .
[13] D. S. Campbell,et al. Thermal failure in semiconductor devices , 1990 .