Technique to Improve the Performance of Time-Interleaved A-D Converters with Mismatches of Non-linearity
暂无分享,去创建一个
[1] Huawen Jin,et al. A digital-background calibration technique for minimizing timing-error effects in time-interleaved ADCs , 2000 .
[2] Robert M. R. Neff,et al. A 4 Gsample/s 8b ADC in 0.35 μm CMOS , 2002 .
[3] Haruo Kobayashi,et al. Explicit analysis of channel mismatch effects in time-interleaved ADC systems , 2001 .
[4] W. Black,et al. Time interleaved converter arrays , 1980, 1980 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.
[5] Koji Asami. An Algorithm to Improve the Performance of M-Channel Time-Interleaved A-D Converters , 2007, IEICE Trans. Fundam. Electron. Commun. Comput. Sci..
[6] Haruo Kobayashi,et al. Total Harmonic Distortion Measurement System of Electronic Devices up to 100 MHz With Remarkable Sensitivity , 2007, IEEE Transactions on Instrumentation and Measurement.
[7] Truong Q. Nguyen,et al. A hybrid filter bank approach to analog-to-digital conversion , 1994, Proceedings of IEEE-SP International Symposium on Time- Frequency and Time-Scale Analysis.
[8] H. Kobayashi,et al. Channel linearity mismatch effects in time-interleaved ADC systems , 2001, ISCAS 2001. The 2001 IEEE International Symposium on Circuits and Systems (Cat. No.01CH37196).