4H-SiC SOI-MESFET with a step in buried oxide for improving electrical performance
暂无分享,去创建一个
[1] Rusli,et al. Improved performance of SiC MESFETs using double-recessed structure , 2006 .
[2] Jae Bin Lee,et al. Fabrication and characterization of 4H-SiC planar MESFETs , 2006 .
[3] A. Masuda,et al. Epitaxial Growth of SiC on Silicon on Insulator Substrates with Ultrathin Top Si Layer by Hot-Mesh Chemical Vapor Deposition , 2008 .
[4] D. Day,et al. An analytic solution of the two-dimensional poisson equation and a model of gate current and breakdown voltage for reverse gate-drain bias in GaAs MESFETs , 1989 .
[5] A. Balijepalli,et al. CMOS-Compatible SOI MESFETs With High Breakdown Voltage , 2006, IEEE Transactions on Electron Devices.
[6] G. Ghione,et al. Novel TCAD-Oriented Definition of the off-State Breakdown Voltage in Schottky-Gate FETs: A 4H–SiC MESFET Case Study , 2008, IEEE Transactions on Electron Devices.
[7] J. A. del Alamo,et al. A new drain-current injection technique for the measurement of off-state breakdown voltage in FETs , 1993 .
[8] M. Ishimaru. Amorphous structures of buried oxide in SiC-on-insulator , 2001 .
[9] Bo Zhang,et al. Numerical analysis on the 4H-SiC MESFETs with a source field plate , 2007 .
[10] M. Fathipour,et al. A New Partial-SOI LDMOSFET With Modified Electric Field for Breakdown Voltage Improvement , 2009, IEEE Transactions on Device and Materials Reliability.