Counteracting differential power analysis: Hiding encrypted data from circuit cells
暂无分享,去创建一个
Kwen-Siong Chong | Bah-Hwee Gwee | Weng-Geng Ho | Nan Liu | Joseph S. Chang | K. Z. L. Ne | A. H. Akbar
[1] Kwen-Siong Chong,et al. Synchronous-Logic and Asynchronous-Logic 8051 Microcontroller Cores for Realizing the Internet of Things: A Comparative Study on Dynamic Voltage Scaling and Variation Effects , 2013, IEEE Journal on Emerging and Selected Topics in Circuits and Systems.
[2] Yong-Bin Kim,et al. Asynchronous Advanced Encryption Standard Hardware with Random Noise Injection for Improved Side-Channel Attack Resistance , 2014, J. Electr. Comput. Eng..
[3] Alessandro Trifiletti,et al. Three-Phase Dual-Rail Pre-charge Logic , 2006, CHES.
[4] Jia Di,et al. Side-channel attack mitigation using dual-spacer Dual-rail Delay-insensitive Logic (D3L) , 2010, Proceedings of the IEEE SoutheastCon 2010 (SoutheastCon).
[5] Thomas Zefferer,et al. Evaluation of the Masked Logic Style MDPL on a Prototype Chip , 2007, CHES.
[6] Mark G. Karpovsky,et al. Delay insensitive encoding and power analysis: a balancing act [cryptographic hardware protection] , 2005, 11th IEEE International Symposium on Asynchronous Circuits and Systems.
[7] I. Verbauwhede,et al. A dynamic and differential CMOS logic with signal independent power consumption to withstand differential power analysis on smart cards , 2002, Proceedings of the 28th European Solid-State Circuits Conference.
[8] George S. Taylor,et al. Balanced self-checking asynchronous logic for smart card applications , 2003, Microprocess. Microsystems.
[9] S. Yang,et al. AES-Based Security Coprocessor IC in 0.18-$muhbox m$CMOS With Resistance to Differential Power Analysis Side-Channel Attacks , 2006, IEEE Journal of Solid-State Circuits.
[10] Yong-Bin Kim,et al. Random dynamic voltage scaling design to enhance security of NCL S-box , 2011, 2011 IEEE 54th International Midwest Symposium on Circuits and Systems (MWSCAS).
[11] Stefan Mangard,et al. Masked Dual-Rail Pre-charge Logic: DPA-Resistance Without Routing Constraints , 2005, CHES.
[12] Kwen-Siong Chong,et al. An Ultra-Low Power Asynchronous-Logic In-Situ Self-Adaptive $V_{\rm DD}$ System for Wireless Sensor Networks , 2013, IEEE Journal of Solid-State Circuits.