Characterization and modeling of second breakdown in NMOST's for the extraction of ESD-related process and design parameters
暂无分享,去创建一个
[1] W. R. Runyan. Silicon Semiconductor Technology , 1965 .
[2] D. Wunsch,et al. Determination of Threshold Failure Levels of Semiconductor Diodes and Transistors Due to Pulse Voltages , 1968 .
[3] Dante M. Tasca,et al. Pulse Power Failure Modes in Semiconductors , 1970 .
[4] D. H. Pontius,et al. Second breakdown and damage in junction devices , 1973 .
[5] S. Ghandhi. Semiconductor power devices , 1977 .
[6] D. Alexander,et al. Electrical Overstress Failure Modeling for Bipolar Semiconductor Components , 1978 .
[7] J. Moll,et al. Breakdown mechanism in short-channel MOS transistors , 1978, 1978 International Electron Devices Meeting.
[8] N. Khurana,et al. ESD on CHMOS Devices - Equivalent Circuits, Physical Models and Failure Mechanisms , 1985, 23rd International Reliability Physics Symposium.
[9] Kueing-Long Chen. The effects of interconnect process and snapback voltage on the ESD failure threshold of NMOS transistors , 1988 .
[10] C. Duvvury,et al. ESD phenomena in graded junction devices , 1989 .
[11] A. J. Franklin,et al. Thermal breakdown in GaAs MES diodes , 1990 .
[12] D. S. Campbell,et al. Thermal failure in semiconductor devices , 1990 .
[13] Ajith Amerasekera,et al. Photon emission as a tool for ESD failure localization and as a technique for studying ESD phenomena , 1991 .