A 1.2V 1.33Gb/s/pin 8Tb NAND flash memory multi-chip package employing F-chip for low power and high performance storage applications
暂无分享,去创建一个
Jeong-Don Ihm | Yunhee Choi | Kwangwon Kim | Dae-Seok Byeon | Changbum Kim | Ki-Tae Park | Pansuk Kwak | Youngmin Jo | Nahyun Kim | Hyun-Jin Kim | Jindo Byun | Hansung Joo | Sunghoon Kim | Jaehwan Kim | Hyeonggon Kim | Youngdon Choi | Jin-Yub Lee | Kye-Hyun Kyung | Daehoon Na | Anil Kavala | Jangwoo Lee | Seungwoo Yu | Chanjin Park | Jungjune Park | Bongkil Jung | Yena Lee | Kisung Kim
[1] David Blaauw,et al. In situ delay-slack monitor for high-performance processors using an all-digital self-calibrating 5ps resolution time-to-digital converter , 2010, 2010 IEEE International Solid-State Circuits Conference - (ISSCC).
[2] Sunghoon Kim,et al. 7.6 1GB/s 2Tb NAND flash multi-chip package with frequency-boosting interface chip , 2015, 2015 IEEE International Solid-State Circuits Conference - (ISSCC) Digest of Technical Papers.
[3] Jonghoon Park,et al. 11.4 A 512Gb 3b/cell 64-stacked WL 3D V-NAND flash memory , 2017, 2017 IEEE International Solid-State Circuits Conference (ISSCC).