MapReduce inspired loop mapping for coarse-grained reconfigurable architecture

[1]  Leibo Liu,et al.  Polyhedral model based mapping optimization of loop nests for CGRAs , 2013, 2013 50th ACM/EDAC/IEEE Design Automation Conference (DAC).

[2]  Wenjie Wang,et al.  A reconfigurable multi-processor SoC for media applications , 2010, Proceedings of 2010 IEEE International Symposium on Circuits and Systems.

[3]  Yu Wang,et al.  FPMR: MapReduce framework on FPGA , 2010, FPGA '10.

[4]  Wayne Luk,et al.  Automatic optimisation of MapReduce designs by geometric programming , 2009, 2009 International Conference on Field-Programmable Technology.

[5]  Leibo Liu,et al.  Compiler Framework for Reconfigurable Computing Architecture , 2009, IEICE Trans. Electron..

[6]  Naga K. Govindaraju,et al.  Mars: A MapReduce Framework on graphics processors , 2008, 2008 International Conference on Parallel Architectures and Compilation Techniques (PACT).

[7]  Scott A. Mahlke,et al.  Edge-centric modulo scheduling for coarse-grained reconfigurable architectures , 2008, 2008 International Conference on Parallel Architectures and Compilation Techniques (PACT).

[8]  Todor Stefanov,et al.  Loop unrolling and shifting for reconfigurable architectures , 2008, 2008 International Conference on Field Programmable Logic and Applications.

[9]  Philip Heng Wai Leong,et al.  Map-reduce as a Programming Model for Custom Computing Machines , 2008, 2008 16th International Symposium on Field-Programmable Custom Computing Machines.

[10]  Stephan Wong,et al.  Optimal Unroll Factor for Reconfigurable Architectures , 2008, ARC.

[11]  Stamatis Vassiliadis,et al.  Fine- and Coarse-Grain Reconfigurable Computing , 2007 .

[12]  Jürgen Becker,et al.  H. 264 Decoder at HD Resolution on a Coarse Grain Dynamically Reconfigurable Architecture , 2007, 2007 International Conference on Field Programmable Logic and Applications.

[13]  Stephen P. Boyd,et al.  Convex Optimization , 2004, IEEE Transactions on Automatic Control.

[14]  Pascal Benoit,et al.  Automatic task scheduling/loop unrolling using dedicated RTR controllers in coarse grain reconfigurable architectures , 2005, 19th IEEE International Parallel and Distributed Processing Symposium.

[15]  Sanjay Ghemawat,et al.  MapReduce: simplified data processing on large clusters , 2008, CACM.

[16]  Stephen J. Wright,et al.  Interior-point methods , 2000 .

[17]  Fadi J. Kurdahi,et al.  MorphoSys: An Integrated Reconfigurable System for Data-Parallel and Computation-Intensive Applications , 2000, IEEE Trans. Computers.

[18]  Ranga Vemuri,et al.  An automated temporal partitioning and loop fission approach for FPGA based reconfigurable synthesis of DSP applications , 1999, Proceedings 1999 Design Automation Conference (Cat. No. 99CH36361).

[19]  陈凡,et al.  Institute of Microelectronics, Tsinghua University, Beijing 100084, China , 2013 .

[20]  Stephen J. Wright,et al.  Primal-Dual Interior-Point Methods , 1997 .