Simulation and Verification of Voltage and Capacitance Scalable 32-bit Wi-Fi Ah Channel Enable ALU Design on 40nm FPGA
暂无分享,去创建一个
[1] Petru Eles,et al. Simultaneous communication and processor voltage scaling for dynamic and leakage energy reduction in time-constrained systems , 2004, IEEE/ACM International Conference on Computer Aided Design, 2004. ICCAD-2004..
[2] P. Cochat,et al. Et al , 2008, Archives de pediatrie : organe officiel de la Societe francaise de pediatrie.
[3] Tanesh Kumar,et al. Capacitance and frequency scaling based energy efficient image inverter design on FPGA , 2013, 2013 International Conference on Communication and Computer Vision (ICCCV).
[4] S. S. Salankar,et al. Clock gating — A power optimizing technique for VLSI circuits , 2011, 2011 Annual IEEE India Conference.
[5] Weixun Wang,et al. PreDVS: Preemptive dynamic voltage scaling for real-time systems using approximation scheme , 2010, Design Automation Conference.
[6] Manisha Pattanaik,et al. Drive Strength and LVCMOS Based Dynamic Power Reduction of ALU on FPGA , 2013 .
[7] J. Yadav,et al. Energy efficient design and implementation of ALU on 40nm FPGA , 2013, 2013 International Conference on Energy Efficient Technologies for Sustainability.
[8] Jason Helge Anderson,et al. Clock gating architectures for FPGA power reduction , 2009, 2009 International Conference on Field Programmable Logic and Applications.
[9] Sung-Mo Kang,et al. CMOS digital integrated circuits , 1995 .