A 10.3 Gb/s Burst-Mode CDR Using a ΔΣ DAC

A burst-mode clock and data recovery circuit (CDR) for 10 G-EPON systems is described. We propose a new architecture with a single gated voltage-controlled oscillator (GVCO), a digital frequency detector, and a ΔΣ digital-to-analog converter (DAC). The single GVCO and detector reduce frequency error to less than 2 MHz. The ΔΣ DAC eliminates external devices. Moreover, the simulation results show the DAC is more tolerant to process, voltage, and temperature (PVT) variations than a conventional charge pump. We fabricated a test CDR with this architecture using the 0.25 μm SiGe BiCMOS process. The measurement results show root-mean-square (rms) and total jitter of the recovered data of 2.4 and 14.7 ps, respectively, instantaneous locking in 1 bit, tolerance to a 160-bit sequence without transition in the data, and jitter tolerance of over 0.27 UIpp.

[1]  Keiji Kishine,et al.  A fast-response and high-sensitivity PIN-TIA module with wide dynamic range for 10 G burst-mode transmissions , 2007 .

[2]  K. Kumozaki,et al.  A 10-Gbit/s CMOS-burst-mode clock and data recovery IC for a WDM/TDM-PON access network , 2004, The 17th Annual Meeting of the IEEELasers and Electro-Optics Society, 2004. LEOS 2004..

[3]  S. Kimura,et al.  A 10 Gb/s burst-mode CDR IC in 0.13 /spl mu/m CMOS , 2005, ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005..

[4]  Jun Terada,et al.  A 10.3125-Gbit/s SiGe BiCMOS Burst-Mode Clock and Data Recovery Circuit with 160-bit Consecutive Identical Digit Tolerance , 2007 .

[5]  Jun Terada,et al.  A 10.3125Gb/s Burst-Mode CDR Circuit using a δσ DAC , 2008, 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[6]  K. Nishimura,et al.  A 12.5-Gb/s Parallel Phase Detection Clock and Data Recovery Circuit in 0.13-$muhbox m$CMOS , 2006, IEEE Journal of Solid-State Circuits.

[7]  K. Motoshima,et al.  A Burst-Mode Bit-Synchronization IC With Large Tolerance for Pulse-Width Distortion for Gigabit Ethernet PON , 2006, IEEE Journal of Solid-State Circuits.

[8]  Jri Lee,et al.  A 20-Gb/s Burst-Mode Clock and Data Recovery Circuit Using Injection-Locking Technique , 2008, IEEE Journal of Solid-State Circuits.

[9]  M. Horowitz,et al.  Burst mode packet receiver using a second order DLL , 2004, 2004 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No.04CH37525).

[10]  S. Kimura,et al.  A Burst-Mode 3R Receiver for 10-Gbit/s PON Systems With High Sensitivity, Wide Dynamic Range, and Fast Response , 2008, Journal of Lightwave Technology.