Automating Logic Transformations With Approximate SPFDs
暂无分享,去创建一个
[1] Joao Marques-Silva,et al. GRASP-A new search algorithm for satisfiability , 1996, Proceedings of International Conference on Computer Aided Design.
[2] Igor L. Markov,et al. Fixing Design Errors with Counterexamples and Resynthesis , 2007, 2007 Asia and South Pacific Design Automation Conference.
[3] Shih-Chieh Chang,et al. Perturb and simplify: multilevel Boolean network optimizer , 1996, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[4] Robert K. Brayton,et al. Sequential SPFDs , 2001, IEEE/ACM International Conference on Computer Aided Design. ICCAD 2001. IEEE/ACM Digest of Technical Papers (Cat. No.01CH37281).
[5] Premachandran R. Menon,et al. Logic optimization and equivalence checking by implication analysis , 1997, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[6] Karem A. Sakallah,et al. GRASP—a new search algorithm for satisfiability , 1996, ICCAD 1996.
[7] Robert K. Brayton,et al. Automating Logic Rectification by Approximate SPFDs , 2007, 2007 Asia and South Pacific Design Automation Conference.
[8] Malgorzata Marek-Sadowska,et al. Perturb and simplify: multi-level boolean network optimizer , 1994, ICCAD.
[9] Andreas G. Veneris,et al. Design rewiring using ATPG , 2002, Proceedings. International Test Conference.
[10] Niklas Sörensson,et al. Translating Pseudo-Boolean Constraints into SAT , 2006, J. Satisf. Boolean Model. Comput..
[11] Robert K. Brayton,et al. Using simulation and satisfiability to compute flexibilities in Boolean networks , 2006, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[12] Hiroshi Sawada,et al. A new method to express functional permissibilities for LUT based FPGAs and its applications , 1996, Proceedings of International Conference on Computer Aided Design.
[13] R.K. Brayton,et al. Implementation and use of SPFDs in optimizing Boolean networks , 1998, 1998 IEEE/ACM International Conference on Computer-Aided Design. Digest of Technical Papers (IEEE Cat. No.98CB36287).
[14] Robert K. Brayton,et al. Sequential logic rectifications with approximate SPFDs , 2009, 2009 Design, Automation & Test in Europe Conference & Exhibition.
[15] Igor L. Markov,et al. Functional Design Errors in Digital Circuits - Diagnosis, Correction and Repair , 2009, Lecture Notes in Electrical Engineering.
[16] Andreas G. Veneris,et al. On the Minimization of Potential Transient Errors and SER in Logic Circuits Using SPFD , 2008, 2008 14th IEEE International On-Line Testing Symposium.
[17] Niklas Sörensson,et al. An Extensible SAT-solver , 2003, SAT.
[18] Shih-Chieh Chang,et al. Efficient Boolean division and substitution using redundancy addition and removing , 1999, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[19] Masahiro Fujita,et al. Methods for automatic design error correction in sequential circuits , 1993, 1993 European Conference on Design Automation with the European Event in ASIC Design.
[20] Shi-Yu Huang,et al. Formal Equivalence Checking and Design Debugging , 1998 .
[21] Robert K. Brayton,et al. Sequential circuit design using synthesis and optimization , 1992, Proceedings 1992 IEEE International Conference on Computer Design: VLSI in Computers & Processors.
[22] Robert K. Brayton,et al. Extracting local don't cares for network optimization , 1991, 1991 IEEE International Conference on Computer-Aided Design Digest of Technical Papers.
[23] Hiroshi Sawada,et al. CAD transactions best paper a ward "SPFD: a new method to express functional flexibility" , 2002, IEEE Circuits and Systems Magazine.
[24] Shih-Chieh Chang,et al. Logic Synthesis for Engineering Change , 1999, 32nd Design Automation Conference.
[25] Magdy S. Abadir,et al. Logic design verification via test generation , 1988, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[26] Robert K. Brayton,et al. On the verification of sequential equivalence , 2003, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[27] Ibrahim N. Hajj,et al. Diagnosis and correction of multiple logic design errors in digital circuits , 1997, IEEE Trans. Very Large Scale Integr. Syst..
[28] Moayad Fahim Ali,et al. Fault diagnosis and logic debugging using Boolean satisfiability , 2005, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[29] Rolf Drechsler,et al. Utilizing don't care states in SAT-based bounded sequential problems , 2005, GLSVLSI '05.
[30] Kwang-Ting Cheng,et al. Combinational and sequential logic optimization by redundancy addition and removal , 1995, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[31] Andreas G. Veneris,et al. Design rewiring based on diagnosis techniques , 2001, ASP-DAC '01.
[32] Ibrahim N. Hajj,et al. Design error diagnosis and correction via test vector simulation , 1999, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[33] Jason Cong,et al. SPFD-based global rewiring , 2002, FPGA '02.
[34] Sharad Malik,et al. Chaff: engineering an efficient SAT solver , 2001, Proceedings of the 38th Design Automation Conference (IEEE Cat. No.01CH37232).
[35] Joao Marques-Silva,et al. GRASP: A Search Algorithm for Propositional Satisfiability , 1999, IEEE Trans. Computers.
[36] Robert K. Brayton,et al. Incremental synthesis for engineering changes , 1991, [1991 Proceedings] IEEE International Conference on Computer Design: VLSI in Computers and Processors.