A 30–60GHz CMOS sub-harmonic IQ de/modulator for high data-rate communication system applications

A 30–60 GHz sub-harmonic IQ de/modulator using TSMC CMOS 0.13-μm process is presented in this paper. The IQ de/modulator consists of two FET resistive mixers, a 90° coupler, and a Wilkinson power divider. The resistive mixer could simultaneously used as a up-converted or a down-converted mixer. Therefore, the measurement of the FET resistive mixer based modulator or demodulator will be done. The die size is 0.78 mm × 0.58 mm. Both IQ demodulator and modulator feature the conversion loss of −16±1 dB and good demodulation and modulation capacity.

[1]  J. Mikkonen,et al.  Emerging wireless broadband networks , 1998 .

[2]  H. Ogawa Millimeter-wave wireless personal area network systems , 2006, IEEE Radio Frequency Integrated Circuits (RFIC) Symposium, 2006.

[3]  Hong-Yeh Chang,et al.  Design and analysis of CMOS broad-band compact high-linearity modulators for gigabit microwave/millimeter-wave applications , 2006, IEEE Transactions on Microwave Theory and Techniques.

[4]  Jeng-Han Tsai,et al.  35–65-GHz CMOS Broadband Modulator and Demodulator With Sub-Harmonic Pumping for MMW Wireless Gigabit Applications , 2007, IEEE Transactions on Microwave Theory and Techniques.