A simulated annealing algorithm for integration of shop floor control strategies in semiconductor wafer fabrication

The semiconductor manufacturing industry is one of the most important industries in Taiwan. Wafer fabrication is an essential process in semiconductor manufacturing. However, controlling the production system on the shop floor is extremely difficult owing to the complicated manufacturing process and reentrant characteristics. In this paper, the shop floor control (SFC) integration strategies (order review/release, dispatching, and rework strategies) in wafer fabrication are considered with using several performances. We reviewed the literature on SFC strategies in wafer fabrication. The proposed combination simulation and simulated annealing (SA) algorithm is presented for SFC strategies in wafer fabrication. The objective was to seek the near global optimum solution for the combination of SFC strategies for a specific performance indicator. From the results, the proposed methodology was found to perform well for combinations of SFC strategies using different performance indicators in wafer fabrication. However, no single combination of SFC strategies could satisfy all performance indicators. Hence, considering the trade-off among these production control strategies, a suitable strategy should be chosen based on the system control tactics. Considerable computational time was saved in this research.

[1]  Reha Uzsoy,et al.  A REVIEW OF PRODUCTION PLANNING AND SCHEDULING MODELS IN THE SEMICONDUCTOR INDUSTRY PART I: SYSTEM CHARACTERISTICS, PERFORMANCE EVALUATION AND PRODUCTION PLANNING , 1992 .

[2]  Mauricio G. C. Resende,et al.  Closed-loop job release control for VLSI circuit manufacturing , 1988 .

[3]  C. D. Gelatt,et al.  Optimization by Simulated Annealing , 1983, Science.

[4]  N. Metropolis,et al.  Equation of State Calculations by Fast Computing Machines , 1953, Resonance.

[5]  John W. Fowler,et al.  Measurable improvements in cycle-time-constrained capacity , 1997, 1997 IEEE International Symposium on Semiconductor Manufacturing Conference Proceedings (Cat. No.97CH36023).

[6]  D. Y. Sha,et al.  Wafer rework strategies at the photolithography stage , 2001 .

[7]  James E. Rumbaugh,et al.  An object-oriented relational database , 1990, CACM.

[8]  Roberto Cigolini,et al.  Order review and release strategies ina job shop environment: A review and a classification , 1997 .

[9]  Yeong-Dae Kim,et al.  Due-date based scheduling and control policies in a multiproduct semiconductor wafer fabrication facility , 1998 .

[10]  Lee Dong-Ho,et al.  A SIMULATION STUDY ON LOT RELEASE CONTROL, MASK SCHEDULING, AND BATCH SCHEDULING IN SEMICONDUCTOR WAFER FABRICATION FACILITIES , 1998 .

[11]  Ching-En Lee,et al.  A dispatching scheme involving move control and weighted due date for wafer foundries , 1997 .

[12]  Ali M. Zargar,et al.  Effect of rework strategies on cycle time , 1995 .

[13]  Ling-Feng Hsieh,et al.  STUDY ON WAFER REWORK STRATEGIES AND DISPATCHING RULES AT THE PHOTOLITHOGRAPHY STAGE , 2003 .

[14]  S.C.H. Lu,et al.  Efficient scheduling policies to reduce mean and variance of cycle-time in semiconductor manufacturing plants , 1994 .

[15]  Shi-Chung Chang,et al.  Fast fab scheduling rule selection by ordinal comparison-based simulation , 1999, 1999 IEEE International Symposium on Semiconductor Manufacturing Conference Proceedings (Cat No.99CH36314).

[16]  David J. Miller,et al.  Simulation of a semiconductor manufacturing line , 1990, CACM.

[17]  Don T. Phillips,et al.  A state-of-the-art survey of dispatching rules for manufacturing job shop operations , 1982 .

[18]  Mauricio G. C. Resende,et al.  A scheduling rule for job release in semiconductor fabrication , 1988 .

[19]  Houmin Yan,et al.  Testing the robustness of two-boundary control policies in semiconductor manufacturing , 1996 .

[20]  N. Jawahar,et al.  A simulated annealing algorithm for job shop scheduling , 1999 .

[21]  Lawrence M. Wein,et al.  Scheduling semiconductor wafer fabrication , 1988 .

[22]  S.X.C. Lou,et al.  A robust production control policy for VLSI wafer fabrication , 1989 .

[23]  Robert C. Leachman,et al.  Dynamic Release Control Policy for the Semiconductor Wafer Fabrication Lines , 1996 .

[24]  Vincent A. Mabert,et al.  AN EVALUATION OF ORDER RELEASE MECHANISMS IN A JOB-SHOP ENVIRONMENT , 1988 .

[25]  Reha Uzsoy,et al.  A review of production planning and scheduling models in the semiconductor industry , 1994 .

[26]  David L. Woodruff,et al.  CONWIP: a pull alternative to kanban , 1990 .