Reliable Non-Zero Skew Clock Trees Using Wire Width Optimization
暂无分享,去创建一个
[1] W. C. Elmore. The Transient Response of Damped Linear Networks with Particular Regard to Wideband Amplifiers , 1948 .
[2] Paul Penfield,et al. Signal Delay in RC Tree Networks , 1981, 18th Design Automation Conference.
[3] Christopher J. Terman. Simulation tools for digital LSI design , 1983 .
[4] Lawrence T. Pileggi,et al. Asymptotic waveform evaluation for timing analysis , 1990, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[5] Arvind Srinivasan,et al. Clock routing for high-performance ICs , 1991, DAC '90.
[6] Jason Cong,et al. High-performance clock routing based on recursive geometric matching , 1991, 28th ACM/IEEE Design Automation Conference.
[7] R. Tsay. Exact zero skew , 1991, ICCAD 1991.
[8] Lawrence T. Pileggi,et al. RICE: rapid interconnect circuit evaluator , 1991, 28th ACM/IEEE Design Automation Conference.
[9] C. L. Ratzlaff,et al. Modeling The RC-interconnect Effects In A Hierarchical Timing Analyzer , 1992, 1992 Proceedings of the IEEE Custom Integrated Circuits Conference.
[10] Jan-Ming Ho,et al. Zero skew clock net routing , 1992, [1992] Proceedings 29th ACM/IEEE Design Automation Conference.