GlitchLess: an active glitch minimization technique for FPGAs

This paper describes a technique that reduces dynamic power in FPGAs by reducing the number of glitches in the global routing resources. The technique involves adding programmable delay elements within the logic blocks of an FPGA to programmably align the arrival times of early-arriving signals to the inputs of the lookup tables and to filter out glitches generated by earlier circuitry. On average, the proposed technique eliminates 91% of the glitching, which reduces overall FPGA power by 18%. The added circuitry increases overall area by 5% and critical-path delay by less than 1%. Furthermore, since it is applied after routing, the proposed technique requires no modifications to the existing FPGA routing architecture or CAD flow.

[1]  José C. Monteiro,et al.  Retiming sequential circuits for low power , 1993, ICCAD.

[2]  Jason Cong,et al.  Low-power technology mapping for FPGA architectures with dual supply voltages , 2004, FPGA '04.

[3]  Vaughn Betz,et al.  Architecture and CAD for Deep-Submicron FPGAS , 1999, The Springer International Series in Engineering and Computer Science.

[4]  Steven Trimberger,et al.  A 90-nm Low-Power FPGA for Battery-Powered Applications , 2007, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[5]  Julien Lamoureux,et al.  On the Interaction Between Power-Aware FPGA CAD Algorithms , 2003, ICCAD 2003.

[6]  Wayne Luk,et al.  The Impact of Pipelining on Energy per Operation in Field-Programmable Gate Arrays , 2004, FPL.

[7]  Steven Trimberger,et al.  A 90-nm Low-Power FPGA for Battery-Powered Applications , 2006, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[8]  Sujit Dey,et al.  Register transfer level power optimization with emphasis on glitch analysis and reduction , 1999, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[9]  Kiyoung Choi,et al.  Power-conscious high level synthesis using loop folding , 1997, DAC.

[10]  José C. Monteiro,et al.  Finite state machine decomposition for low power , 1998, Proceedings 1998 Design and Automation Conference. 35th DAC. (Cat. No.98CH36175).

[11]  Luca Benini,et al.  Glitch power minimization by selective gate freezing , 2000, IEEE Trans. Very Large Scale Integr. Syst..

[12]  Steven J. E. Wilton,et al.  A detailed power model for field-programmable gate arrays , 2005, TODE.

[13]  Mahmut T. Kandemir,et al.  Influence of compiler optimizations on system power , 2000, Proceedings 37th Design Automation Conference.