A performance analysis of automatically managed top of stack buffers
暂无分享,去创建一个
[1] Carlo H. Séquin,et al. A VLSI RISC , 1982, Computer.
[2] Corporate Motorola. M68000: 16/32-bit microprocessor: programmer's reference manual (4th ed.) , 1984 .
[3] Brinkley Sprunt,et al. Analyzing Multiple Register Sets , 1985, ISCA.
[4] Carlo H. Séquin,et al. Strategies for Managing the Register File in RISC , 1983, IEEE Transactions on Computers.
[5] Reinhold Weicker,et al. Dhrystone: a synthetic systems programming benchmark , 1984, CACM.
[6] Richard L. Sites. How to Use 1000 Registers , 1979 .
[7] Russell P. Blake. Exploring a Stack Architecture , 1977, Computer.
[8] R. W. Doran. Computer Architecture: A Structured Approach , 1979 .
[9] Makoto Hasegawa,et al. High-speed top-of-stack scheme for VLSI processor: a management algorithm and its analysis , 1985, ISCA '85.
[10] David R. Ditzel,et al. Register allocation for free: The C machine stack cache , 1982, ASPLOS I.