Static component interconnect test technology (SCITT) a new technology for assembly testing

Modern packaging technology combined with densely populated assemblies requires efficient design for test features. In particular, modern memories with complex interfaces need to be addressed. This paper presents the details of a test technology that makes assembly test more efficient. The method is based on the implementation of XOR and XNOR gates to bypass a functional circuit. It is compatible yet complimentary to boundary-scan. Mathematical proof and simulation results show the effectiveness of this method for detection and diagnosis of assembly faults. Known alternatives are compared for test coverage.

[1]  Benoit Nadeau-Dostie,et al.  Testing of glue logic interconnects using boundary scan architecture , 1989, Proceedings. 'Meeting the Tests of Time'., International Test Conference.

[2]  Gordon D. Robinson.  NAND trees accurately diagnose board-level pin faults , 1994, Proceedings., International Test Conference.

[3]  Alex S. Biewenga,et al.  Using boundary scan test to test random access memory clusters , 1993, Proceedings of IEEE International Test Conference - (ITC).

[4]  Urs Fawer,et al.  Testing a multichip package for a consumer communications application , 1998, Proceedings International Test Conference 1998 (IEEE Cat. No.98CH36270).

[5]  Najmi T. Jarwala,et al.  A new framework for analyzing test generation and diagnosis algorithms for wiring interconnects , 1989, Proceedings. 'Meeting the Tests of Time'., International Test Conference.

[6]  Lars Eerenstein.  Testing two generations of HDTV decoders-the impact of boundary scan test , 1994, Proceedings., International Test Conference.