论文信息 - Highly parallel residue arithmetic chip based on multiple-valued bidirectional current-mode logic

Highly parallel residue arithmetic chip based on multiple-valued bidirectional current-mode logic

Discusses the implementation of a residue arithmetic circuit using multiple-valued bidirectional current-mode MOS technology. Each residue digit is represented by new multiple-valued coding suitable for highly parallel computation. By the coding, mod m/sub i/ multiplication can be simply performed by a shift operation. In mod m/sub i/ addition, radix-5 signed-digit (SD) arithmetic is employed for a high degree of parallelism and multiple-operand addition, so that high-speed arithmetic operations can be achieved. Finally, the mod7 three-operand multiply adder is designed and fabricated as an integrated circuit based on 10- mu m CMOS technology. >

[1] M. Kameyama,et al. Design of highly parallel residue arithmetic circuits based on multiple-valued bidirectional current-mode MOS technology , 1988, [1988] Proceedings. The Eighteenth International Symposium on Multiple-Valued Logic.

[2] Graham A. Jullien,et al. Residue Number Scaling and Other Operations Using ROM Arrays , 1978, IEEE Transactions on Computers.

[3] L B Wheaton,et al. A quaternary threshold logic modulo-four multiplier circuit for residue number system nonrecursive digital filters , 1986 .

[4] M. Soderstrand,et al. VLSI implementation in multiple-valued logic of an FIR digital filter using residue number system arithmetic , 1986 .

[5] Kenneth C. Smith,et al. A multiple valued logic: a tutorial and appreciation , 1988, Computer.

[6] Michitaka Kameyama,et al. A 32 × 32 BIT multiplier using multiple-valued MOS current-mode circuits , 1987, 1987 Symposium on VLSI Circuits.

[7] Daniel Etiemble,et al. Comparison of binary and multivalued ICs according to VLSI criteria , 1988, Computer.

[8] T Higuchi,et al. A new scaling algorithm in symmetric residue number system based on multiple-valued logic , 1986 .