3D packaging with through ilicon via (TSV) for electrical and fluidic interconnections

In this paper a liquid cooling solution has been reported for 3-D package in PoP format. The high heat dissipating chip is mounted on a silicon carrier, which has copper through-silicon via for electrical interconnection and through-silicon hollow via for fluidic circulation. Heat enhancement structures have been embedded in the chip carrier. Cooling liquid, de-ionized water is circulated through the chip carrier and heat from the chip is extracted. The fluidic channels are isolated from electrical traces using hermetic sealing. The research work has demonstrated 100 W of heat dissipation from one stack and total of 200 W from two stacks of the package. The fluidic interconnections and sealing techniques have been discussed.

[1]  R. Dekker,et al.  Integrated micro-channel cooling in silicon , 2004, Proceedings of the 30th European Solid-State Circuits Conference (IEEE Cat. No.04EX850).

[2]  Yu-Po Wang,et al.  The advent of 3-D package age , 2000, Twenty Sixth IEEE/CPMT International Electronics Manufacturing Technology Symposium (Cat. No.00CH37146).

[3]  D. Pinjala,et al.  Direct liquid cooling of a stacked multichip module , 2002, 4th Electronics Packaging Technology Conference, 2002..

[4]  Issam Mudawar Assessment of high-heat-flux thermal management schemes , 2001 .

[5]  Sungjun Im,et al.  Integrated Microchannel Cooling for Three-Dimensional Electronic Circuit Architectures , 2005 .