A Research on IDDT Test Pattern Generation Algorithm Based on Digragh Model

According to the CMOS NAND gate model, we present a transient current (IDDT) test pattern automatic generation algorithm based on digraph model in this paper. First, we describe the IDDT path that may be formed of a CMOS NAND gate when inputs change, and build the generation table. Next, we build all IDDT path digraph models by regarding the inputs which can generate IDDT as the IDDT test patterns. Based on it, we present a corresponding IDDT test vectors generation algorithm. The results of experiment demonstrate that this algorithm has good precision and efficiency.

[1]  Masaki Hashizume,et al.  CMOS open defect detection by supply current test , 2001, Proceedings Design, Automation and Test in Europe. Conference and Exhibition 2001.

[2]  M. Margala,et al.  1.5 volts Iddq/Iddt current monitor , 1999, Engineering Solutions for the Next Millennium. 1999 IEEE Canadian Conference on Electrical and Computer Engineering (Cat. No.99TH8411).

[3]  R. Z. Makki,et al.  I/sub DDT/ testing of embedded CMOS SRAMs , 2002, Proceedings 2002 Design, Automation and Test in Europe Conference and Exhibition.

[4]  Scott Thomas,et al.  Measurement and analysis of physical defects for dynamic supply current testing , 2004, Proceedings. DELTA 2004. Second IEEE International Workshop on Electronic Design, Test and Applications.

[5]  Shyang-Tai Su,et al.  Transient power supply current testing of digital CMOS circuits , 1995, Proceedings of 1995 IEEE International Test Conference (ITC).