A 10-bit 6.8-GS/s Direct Digital Frequency Synthesizer Employing Complementary Dual-Phase Latch-Based Architecture

[1]  Lee-Sup Kim,et al.  An 800-MHz low-power direct digital frequency synthesizer with an on-chip D/a converter , 2004, IEEE Journal of Solid-State Circuits.

[2]  Hong Chang Yeoh,et al.  A 1.3GHz 350mW hybrid direct digital frequency synhesizer in 90 nm CMOS , 2009, 2009 Symposium on VLSI Circuits.

[3]  S.E. Turner,et al.  Direct Digital Synthesizer With Sine-Weighted DAC at 32-GHz Clock Frequency in InP DHBT Technology , 2006, IEEE Journal of Solid-State Circuits.

[4]  Ching-Yuan Yang,et al.  A 5-GHz Direct Digital Frequency Synthesizer Using an Analog-Sine-Mapping Technique in 0.35- $\mu$m SiGe BiCMOS , 2011, IEEE Journal of Solid-State Circuits.

[5]  Robert Weigel,et al.  A 366mW direct digital synthesizer at 15GHz clock frequency in SiGe Bipolar technology , 2009, 2009 IEEE Radio Frequency Integrated Circuits Symposium.

[6]  Ling Yuan,et al.  A 2GHz direct digital frequency synthesizer based on multi-channel structure , 2015, 2015 IEEE International Symposium on Circuits and Systems (ISCAS).

[7]  Po-Chiun Huang,et al.  Random Swapping Dynamic Element Matching Technique for Glitch Energy Minimization in Current-Steering DAC , 2010, IEEE Transactions on Circuits and Systems II: Express Briefs.

[8]  Aleksandar Milenkovic,et al.  A 1GHz Direct Digital Frequency Synthesizer Based on the Quasi-Linear Interpolation Method , 2007, 2007 IEEE International Symposium on Circuits and Systems.

[9]  H. Samueli,et al.  An Analysis of the Output Spectrum of Direct Digital Frequency Synthesizers in the Presence of Phase-Accumulator Truncation , 1987, 41st Annual Symposium on Frequency Control.

[10]  J. Graffeuil,et al.  A 6-GHz Low-Power BiCMOS SiGe:C 0.25 $\mu$ m Direct Digital Synthesizer , 2008, IEEE Microwave and Wireless Components Letters.

[11]  Akira Matsuzawa,et al.  Mixed Signal SoC Era , 2004 .

[12]  Hong Chang Yeoh,et al.  A 4GHz direct digital frequency synthesizer utilizing a nonlinear sine-weighted DAC in 90nm CMOS , 2008, APCCAS 2008 - 2008 IEEE Asia Pacific Conference on Circuits and Systems.

[13]  David Harris,et al.  CMOS VLSI Design: A Circuits and Systems Perspective , 2004 .

[14]  Davide De Caro,et al.  Direct Digital Frequency Synthesizer Using Nonuniform Piecewise-Linear Approximation , 2011, IEEE Transactions on Circuits and Systems I: Regular Papers.

[15]  S.E. Turner,et al.  ROM-Based Direct Digital Synthesizer at 24 GHz Clock Frequency in InP DHBT Technology , 2008, IEEE Microwave and Wireless Components Letters.

[16]  Anne-Johan Annema,et al.  An Interleaved Full Nyquist High-Speed DAC Technique , 2015, IEEE Journal of Solid-State Circuits.

[17]  Akira Matsuzawa,et al.  A novel direct digital frequency synthesizer employing complementary dual-phase latch-based architecture , 2015, 2015 IEEE 11th International Conference on ASIC (ASICON).

[18]  W. R. Bennett,et al.  Spectra of quantized signals , 1948, Bell Syst. Tech. J..