An area-efficient LDMOS-SCR ESD protection device for the I/O of power IC application

Abstract Lateral Double diffused Metal Oxide Semiconductor (LDMOS) transistors are widely used in HV output circuit and its Electrostatic Discharge (ESD) problem have been well studied. LDMOS embed Silicon Controlled Rectifier (LDMOS-SCR) can be used to improve LDMOS ESD robustness. In order to further enhance the ESD self-protection capability of LDMOS-SCR, a new device LDMOS-SCR with a floating P+ implant region (FP-LDMOS-SCR) is proposed in this paper. Due to the floating P+ implant region is placed near the drain end, It2 of the new FP-LDMOS-SCR device increases obviously, compared with traditional LDMOS and LDMOS-SCR devices. The FP-LDMOS-SCR′s It2 with one floating P+ is 1.3 A and that with two floating P+ is 2.7 A. The results of Technology Computer Aided Design (TCAD) simulations will be presented in this paper to help analysis the physical mechanism and observe the ESD behavior of the LDMOS-SCR. The proposed FP-LDMOS-SCR, same driver capability with LDMOS, can be applied in HV output circuit and also provide its ESD self-protection through shunted ESD stress to ground.

[1]  Wolfgang Fichtner,et al.  Analysis of lateral DMOS power devices under ESD stress conditions , 2000 .

[2]  Yan Han,et al.  Silicon-Controlled Rectifier Stacking Structure for High-Voltage ESD Protection Applications , 2010, IEEE Electron Device Letters.

[3]  C. Duvvury,et al.  Lateral DMOS design for ESD robustness , 1997, International Electron Devices Meeting. IEDM Technical Digest.

[4]  Taylor R. Efland,et al.  SCR-LDMOS. A novel LDMOS device with ESD robustness , 2000, 12th International Symposium on Power Semiconductor Devices & ICs. Proceedings (Cat. No.00CH37094).

[5]  P. L. Hower,et al.  Avalanche injection and second breakdown in transistors , 1970 .

[6]  Richard Ida,et al.  New high voltage ESD protection devices based on bipolar transistors for automotive applications , 2011, EOS/ESD Symposium Proceedings.

[7]  H Gossner,et al.  Part I: On the Behavior of STI-Type DeNMOS Device Under ESD Conditions , 2010, IEEE Transactions on Electron Devices.

[8]  H Gossner,et al.  An Insight Into the ESD Behavior of the Nanometer-Scale Drain-Extended NMOS Device—Part I: Turn-On Behavior of the Parasitic Bipolar , 2011, IEEE Transactions on Electron Devices.

[9]  R. Y. Shiue,et al.  Novel ESD protection structure with embedded SCR LDMOS for smart power technology , 2002, 2002 IEEE International Reliability Physics Symposium. Proceedings. 40th Annual (Cat. No.02CH37320).

[10]  Benno Krabbenborg,et al.  Advanced BCD technology for automotive, audio and power applications , 2007 .

[11]  Kaustav Banerjee,et al.  Mechanisms leading to erratic snapback behavior in bipolar junction transistors with base emitter shorted , 2005 .

[12]  H. Gossner,et al.  Transient behavior of SCRS during ESD pulses , 2008, 2008 IEEE International Reliability Physics Symposium.