Cryogenic operation of FinFETs aiming at analog applications

Abstract FinFETs are recognized as promising candidates for the CMOS nanometer era. In this paper the most recent results for cryogenic operation of FinFETs will be demonstrated with special emphasis on analog applications. Threshold voltage, subthreshold slope and carrier mobility will be studied. Also some important figures of merit for analog circuit operation as for readout electronics, such as transconductance, output conductance and intrinsic voltage gain will be covered. It is demonstrated that the threshold voltage of undoped narrow FinFETs is less temperature-dependent than for a planar single-gate device with similar doping concentration. The temperature reduction improves the transconductance over drain current ratio in any operational region. On the other hand, the output conductance is degraded when the temperature is reduced. The combination of these effects shows that the intrinsic gain of a L = 90 nm FinFET is degraded by 2 dB when the temperature reduces from 300 K to 100 K.

[1]  Denis Flandre,et al.  FinFET analogue characterization from DC to 110 GHz , 2005 .

[2]  J.-P. Raskin,et al.  Analog/RF performance of multiple gate SOI devices: wideband simulations and characterization , 2006, IEEE Transactions on Electron Devices.

[3]  J. Colinge.  Silicon-on-Insulator Technology: Materials to VLSI , 1991 .

[4]  G. Knoblinger,et al.  Temperature effects on trigate SOI MOSFETs , 2006, IEEE Electron Device Letters.

[5]  Denis Flandre,et al.  Influence of device engineering on the analog and RF performances of SOI MOSFETs , 2003 .

[6]  A. Mercha,et al.  Planar Bulk MOSFETs Versus FinFETs: An Analog/RF Perspective , 2006, IEEE Transactions on Electron Devices.

[7]  Jean-Pierre Colinge,et al.  Multiple-gate SOI MOSFETs: device design guidelines , 2002 .

[8]  J.G. Fossum,et al.  Bulk inversion in FinFETs and implied insights on effective gate width , 2005, IEEE Transactions on Electron Devices.

[9]  Denis Flandre,et al.  Effective mobility in FinFET structures with HfO2 and SiON gate dielectrics and TaN gate electrode , 2005 .

[10]  P. Wambacq,et al.  Device and circuit-level analog performance trade-offs: a comparative study of planar bulk FETs versus FinFETs , 2005, IEEE InternationalElectron Devices Meeting, 2005. IEDM Technical Digest..

[11]  Denis Flandre,et al.  Specific features of multiple-gate MOSFET threshold voltage and subthreshold slope behavior at high temperatures , 2007 .

[12]  Quasi 3-D Velocity Saturation Model for Multiple-Gate MOSFETs , 2007, IEEE Transactions on Electron Devices.

[13]  Marcelo Antonio Pavanello,et al.  Evaluation of triple-gate FinFETs with SiO2-HfO2-TiN gate stack under analog operation , 2007 .

[14]  G. Knoblinger,et al.  Low-temperature electron mobility in Trigate SOI MOSFETs , 2006, IEEE Electron Device Letters.

[15]  Y. Toyoshima,et al.  Guideline for Low-temperature-operation Technique to Extend CMOS Scaling , 2006, 2006 International Electron Devices Meeting.