A Parameterizable FPGA Prototype of a Vector-Thread Processor
暂无分享,去创建一个
The SCALE prototype board has been fabricated and consists of a single Xilinx XC2V4000 FPGA connected to a number of Micron DDR2 DRAMs that form the SCALE memory system. To support power measurements, the board is divided into multiple separate power islands. The board is attached to a test baseboard that provides sixteen independently measurable power supply connections and a byte-serial connection to a Linux PC that acts as the system host. The current version of the board has a variety of additional DRAM parts with independent power supplies to support experiments in DRAM power control. The final version of the SCALE board will replace these additional DRAMs with a socket for the SCALE chip.
[1] Christopher Batten,et al. The vector-thread architecture , 2004, Proceedings. 31st Annual International Symposium on Computer Architecture, 2004..
[2] Christopher Batten,et al. Cache Refill/Access Decoupling for Vector Machines , 2004, 37th International Symposium on Microarchitecture (MICRO-37'04).