Temperature sensitivity analysis of dopingless charge-plasma transistor

Abstract The junctionless field-effect transistors (JLFETs) have shown potential to scale down in sub-10 nm regime due to simplified fabrication process and less short-channel effects (SCEs), however, sensitivity towards process parameter variation is a major concern. Therefore, in this paper, sensitivity towards temperature variation of recently proposed dopingless (DL) double-gate field-effect transistor (DGFET) and JL-DGFET is reported. Different digital and analog performance metrics were considered and compared for both devices of similar geometries. We observed that the drive current of DL-DGFET decreases with temperature, while, it increases in JL-DGFET because both devices are affected by different scattering mechanisms at higher temperature. The variation in I ON and I OFF in DL-DGFET are only 0.095  μ A/K and 0.2  nA / K , respectively, while, in JL-DGFET the changes are 0.25  μ A/K and 0.34  nA / K , respectively, above room temperature. Below room temperature, it was found that the incomplete ionization effect in JL-DGFET severely affects the drive current, however, DL-DGFET remains unaffected. Hence, the proposed DL-DGFET is less sensitive towards temperature variation and can be employed for cryogenics to high temperature applications.

[1]  Bijoy Rajasekharan,et al.  Fabrication and Characterization of the Charge-Plasma Diode , 2010, IEEE Electron Device Letters.

[2]  G. Masetti,et al.  Modeling of carrier mobility against carrier concentration in arsenic-, phosphorus-, and boron-doped silicon , 1983, IEEE Transactions on Electron Devices.

[3]  D.B.M. Klaassen,et al.  A unified mobility model for device simulation—II. Temperature dependence of carrier mobility and lifetime , 1992 .

[4]  G. De Micheli,et al.  Polarity control in double-gate, gate-all-around vertically stacked silicon nanowire FETs , 2012, 2012 International Electron Devices Meeting.

[5]  Jawar Singh,et al.  Charge-Plasma Based Process Variation Immune Junctionless Transistor , 2014, IEEE Electron Device Letters.

[6]  P. Altermatt,et al.  Physical Model of Incomplete Ionization for Silicon Device Simulation , 2006, 2006 International Conference on Simulation of Semiconductor Processes and Devices.

[7]  Chi-Woo Lee,et al.  High-Temperature Performance of Silicon Junctionless MOSFETs , 2010, IEEE Transactions on Electron Devices.

[8]  R. K. Baruah,et al.  High-temperature effects on device performance of a junctionless transistor , 2012, 2012 International Conference on Emerging Electronics.

[9]  M. Vinet,et al.  Bonded planar double-metal-gate NMOS transistors down to 10 nm , 2005, IEEE Electron Device Letters.

[10]  D.B.M. Klaassen,et al.  A unified mobility model for device simulation—I. Model equations and concentration dependence , 1992 .

[11]  Chi-Woo Lee,et al.  Nanowire transistors without junctions. , 2010, Nature nanotechnology.

[12]  F. Schwerer,et al.  Matthiessen's rule and the electrical resistivity of iron-silicon solid solutions , 1969 .

[13]  C. O. Chui,et al.  Variability Impact of Random Dopant Fluctuation on Nanoscale Junctionless FinFETs , 2012, IEEE Electron Device Letters.

[14]  M. Peckerar,et al.  Device Modeling at Cryogenic Temperatures: Effects of Incomplete Ionization , 2007, IEEE Transactions on Electron Devices.

[15]  D. Hoyniak,et al.  Channel electron mobility dependence on lateral electric field in field-effect transistors , 2000 .

[16]  M. J. Kumar,et al.  Bipolar Charge-Plasma Transistor: A Novel Three Terminal Device , 2012, IEEE Transactions on Electron Devices.

[17]  M. J. Kumar,et al.  Doping-Less Tunnel Field Effect Transistor: Design and Investigation , 2013, IEEE Transactions on Electron Devices.

[18]  Sung-Jin Choi,et al.  Sensitivity of Threshold Voltage to Nanowire Width Variation in Junctionless Transistors , 2011, IEEE Electron Device Letters.

[19]  A. Gnudi,et al.  Analysis of Threshold Voltage Variability Due to Random Dopant Fluctuations in Junctionless FETs , 2012, IEEE Electron Device Letters.

[20]  S. M. Sze,et al.  Physics of semiconductor devices , 1969 .

[21]  Chi-Woo Lee,et al.  Junctionless multigate field-effect transistor , 2009 .

[22]  C. Salm,et al.  The Charge Plasma P-N Diode , 2008, IEEE Electron Device Letters.

[23]  M. de Souza,et al.  Cryogenic Operation of Junctionless Nanowire Transistors , 2011, IEEE Electron Device Letters.

[24]  Jawar Singh,et al.  Potential Benefits and Sensitivity Analysis of Dopingless Transistor for Low Power Applications , 2015, IEEE Transactions on Electron Devices.

[25]  Massimo Vanzi,et al.  A physically based mobility model for numerical simulation of nonplanar devices , 1988, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[26]  Jong-Tea Park,et al.  Low-temperature conductance oscillations in junctionless nanowire transistors , 2010 .

[27]  Abhinav Kranti,et al.  Performance Optimization and Parameter Sensitivity Analysis of Ultra Low Power Junctionless MOSFETs , 2014, 2014 27th International Conference on VLSI Design and 2014 13th International Conference on Embedded Systems.