FPGA implementation of 1000base-x Ethernet physical layer core
暂无分享,去创建一个
[1] M. Hassoun,et al. Implementation, verification and synthesis of the Gigabit Ethernet 1000BASE-T physical coding sublayer , 2001, Proceedings of the 44th IEEE 2001 Midwest Symposium on Circuits and Systems. MWSCAS 2001 (Cat. No.01CH37257).
[2] Mohammad Maadi. An 8b/10b Encoding Serializer/Deserializer (SerDes) Circuit for High Speed Communication Applications Using a DC Balanced, Partitioned- Block, 8b/10b Transmission Code , 2015 .
[3] Smrutilekha Samanta,et al. Implementation of 10bit SerDes for Gigabit Ethernet PHY , 2015, 2015 International Conference on Man and Machine Interfacing (MAMI).
[4] Debiprasad Priyabrata Acharya,et al. Coverage Analysis in the Verification of 8B/10B Encoder , 2011 .
[5] Sujata Pandey,et al. Low power approach for implementation of 8B/10B encoder and 10B/8B decoder used for high speed communication , 2014, 2014 2nd International Conference on Emerging Technology Trends in Electronics, Communication and Networking.
[6] Kh. Hadidi,et al. An 8B/10B encoder with 2GHz operating frequency , 2016, 2016 IEEE 59th International Midwest Symposium on Circuits and Systems (MWSCAS).
[7] Jingyu Huang,et al. Simulated performance of 1000BASE-T receiver with different analog front end designs , 2001, Conference Record of Thirty-Fifth Asilomar Conference on Signals, Systems and Computers (Cat.No.01CH37256).
[8] K. Azadet,et al. DSP implementation issues in 1000BASE-T Gigabit Ethernet , 2001, 2001 International Symposium on VLSI Technology, Systems, and Applications. Proceedings of Technical Papers (Cat. No.01TH8517).