Electrical transient study of negative resistance in SOI MOS transistors
暂无分享,去创建一个
Using electrical transients, we have investigated the negative resistance observed in the output characteristics at high gate voltages in MOS transistors made in SOI films. We show experimentally that this effect is due to a temperature rise in the device itself. This results from the poor thermal conductivity of the buried oxide of the SOI structure.
[1] D. Dutartre,et al. CMOS devices and circuits made in lamp-ZMR SOI films , 1988 .
[2] Steve Hall,et al. Physical origin of negative differential resistance in SOI transistors , 1989 .
[3] Dinesh K. Sharma,et al. Negative dynamic resistance in MOS devices , 1978 .
[4] D.K. Sharma,et al. Modeling thermal effects on MOS I-V characteristics , 1983, IEEE Electron Device Letters.