Root raised cosine filter for a WCDMA receiver using distributed arithmetic for power optimization and enhanced speed

A digital decimation and channel selection filter for a WCDMA receiver is presented. A rectangular pulse root raised cosine filter was used as the required channel selection filter. The filter was designed to process the output from a modulator, suppressing the out-of-band quantization noise, interfering channels and operating as a matched filter. Polyphase half-band structures, with distributed arithmetic based look up table structures, were used to minimize the power consumption and increase speed at the cost of area. The proposed filter was implemented in Verilog HDL using a Spartan FPGA chip.

[1]  H. Samueli,et al.  Design techniques for silicon compiler implementations of high-speed FIR digital filters , 1996 .

[2]  K. Halonen,et al.  Multicarrier QAM modulator , 1999, ISCAS'99. Proceedings of the 1999 IEEE International Symposium on Circuits and Systems VLSI (Cat. No.99CH36349).

[3]  E. Hogenauer,et al.  An economical class of digital filters for decimation and interpolation , 1981 .

[4]  H. Samueli.  The design of multiplierless digital data transmission filters with powers-of-two coefficients , 1990, SBT/IEEE International Symposium on Telecommunications.

[5]  Kari Halonen,et al.  A multicarrier QAM modulator , 2000 .

[6]  Anantha P. Chandrakasan,et al.  Low Power Digital CMOS Design , 1995 .

[7]  Tim Hentschel,et al.  Harmonic and intermodulation due to requantization of fixed-point numbers , 1998, ISCAS '98. Proceedings of the 1998 IEEE International Symposium on Circuits and Systems (Cat. No.98CH36187).