论文信息 - Analysis and Comparison of Intrinsic Characteristics for Single and Multi-channel Nanoplate Vertical FET Devices - 字舞流文

Analysis and Comparison of Intrinsic Characteristics for Single and Multi-channel Nanoplate Vertical FET Devices

Myounggon Kang | Hyungcheol Shin | Min-Soo Kim | Young-Soo Seo | Kyul Ko | Changbeom Woo | Shin-Keun Kim | Hyungcheol Shin | M. Kang | Minsoo Kim | Kyul Ko | Changbeom Woo | Shinhyung Kim | Youngsoo Seo

[1] Diederik Verkest,et al. Vertical GAAFETs for the Ultimate CMOS Scaling , 2015, IEEE Transactions on Electron Devices.

[2] L. Register,et al. High-Performance Vertical Gate-All-Around Silicon Nanowire FET With High- $\kappa $ /Metal Gate , 2014, IEEE Transactions on Electron Devices.

[3] Diederik Verkest,et al. Technology/System Codesign and Benchmarking for Lateral and Vertical GAA Nanowire FETs at 5-nm Technology Node , 2015, IEEE Transactions on Electron Devices.

[4] Bulusu Anand,et al. Vertical Nanowire CMOS Parasitic Modeling and its Performance Analysis , 2013, IEEE Transactions on Electron Devices.

[5] B. T. Chan,et al. Vertical nanowire FET integration and device aspects , 2016 .

[6] G. Larrieu,et al. Vertical nanowire array-based field effect transistors for ultimate scaling. , 2013, Nanoscale.