Simultaneous power supply, threshold voltage, and transistor size optimization for low-power operation of CMOS circuits

This paper demonstrates a new approach for minimizing the total of the static and the dynamic power dissipation components in a complementary metal-oxide-semiconductor (CMOS) logic network required to operate at a specified clock frequency. The algorithms presented can be used to design ultralow-power CMOS logic circuits by joint optimization of supply voltage, threshold voltage and device widths. The static, dynamic and short-circuit energy components are considered and an efficient heuristic is developed that delivers over an order of magnitude savings in power over conventional optimization methods.

[1]  Resve A. Saleh,et al.  Incremental techniques for the identification of statically sensitizable critical paths , 1991, 28th ACM/IEEE Design Automation Conference.

[2]  J.A. Davis,et al.  Optimal low power interconnect networks , 1996, 1996 Symposium on VLSI Technology. Digest of Technical Papers.

[3]  Christer Svensson,et al.  Trading speed for low power by choice of supply and threshold voltages , 1993 .

[4]  Vivek De,et al.  Device-circuit Optimization For Minimal Energy And Power Consumption In Cmos Random Logic Networks , 1997, Proceedings of the 34th Design Automation Conference.

[5]  James D. Meindl,et al.  A priori wiring estimations and optimal multilevel wiring networks for portable ULSI systems , 1996, 1996 Proceedings 46th Electronic Components and Technology Conference.

[6]  A.J. Bhavnagarwala,et al.  Circuit techniques for low power CMOS GSI , 1996, Proceedings of 1996 International Symposium on Low Power Electronics and Design.

[7]  Sung-Mo Kang,et al.  An exact solution to the transistor sizing problem for CMOS circuits using convex optimization , 1993, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[8]  Anantha P. Chandrakasan,et al.  Minimizing power consumption in digital CMOS circuits , 1995, Proc. IEEE.

[9]  A. R. Newton,et al.  Alpha-power law MOSFET model and its applications to CMOS inverter delay and other formulas , 1990 .

[10]  J. Shott,et al.  A 200 mV self-testing encoder/decoder using Stanford ultra-low-power CMOS , 1994, Proceedings of IEEE International Solid-State Circuits Conference - ISSCC '94.

[11]  Kjell O. Jeppson,et al.  CMOS Circuit Speed and Buffer Optimization , 1987, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.