Digital delay locked loop-based frequency synthesiser for Digital Video Broadcasting-Terrestrial receivers

In this study, the authors cover French very high frequency (VHF) band with a novel all-digital fast lock delayed looked loop (DLL)-based frequency synthesiser. Since this new architecture uses a digital signal processing unit instead of phase-frequency detector, charge pump and loop filter in conventional DLL therefore it shows better jitter performance, locktime and convergence speed. To obtain in-phase input and output signals in DLLs, optimisation methods are used in the proposed architecture. The proposed architecture is designed to cover channels of French VHF band by choosing number of delay cells in signal path. Simulation has been done for 22–27 delay cells and f REF = 16 MHz which can produce output frequency in range of 176–216 MHz. Locking time is approximately 0.5 μs which is equal to 8 clock cycles of reference clock. All of simulation results show superiority of the proposed structure.

[1]  B. Razavi,et al.  Analysis and modeling of bang-bang clock and data recovery circuits , 2004, IEEE Journal of Solid-State Circuits.

[2]  Chulwoo Kim,et al.  Low-power small-area ±7.28 ps jitter 1 GHz DLL-based clock generator , 2002 .

[3]  Yuanjin Zheng,et al.  50–250 MHz ΔΣ DLL for Clock Synchronization , 2010, IEEE Journal of Solid-State Circuits.

[4]  Liang-Hung Lu,et al.  A 0.6 V Low-Power Wide-Range Delay-Locked Loop in 0.18 $\mu$m CMOS , 2009, IEEE Microwave and Wireless Components Letters.

[5]  Deog-Kyoon Jeong,et al.  A 0.6-2.5 GBaud CMOS tracked 3/spl times/ oversampling transceiver with dead-zone phase detection for robust clock/data recovery , 2001, 2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177).

[6]  Borivoje Nikolic,et al.  A 15 MHz to 600 MHz, 20 mW, 0.38 mm $^{2}$ Split-Control, Fast Coarse Locking Digital DLL in 0.13 $\mu$ m CMOS , 2012, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[7]  Chulwoo Kim,et al.  A 7 ps Jitter 0.053 mm $^{2}$ Fast Lock All-Digital DLL With a Wide Range and High Resolution DCC , 2009, IEEE Journal of Solid-State Circuits.

[8]  Chuan Yi Tang,et al.  A 2.|E|-Bit Distributed Algorithm for the Directed Euler Trail Problem , 1993, Inf. Process. Lett..

[9]  Hyun-Woo Lee,et al.  A 3.57 Gb/s/pin Low Jitter All-Digital DLL With Dual DCC Circuit for GDDR3 DRAM in 54-nm CMOS Technology , 2011, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[10]  Nam-Seog Kim,et al.  Low voltage wide range DLL-based quad-phase core clock generator for high speed network SRAM application , 2005, Proceedings of the IEEE 2005 Custom Integrated Circuits Conference, 2005..

[11]  Abdulkerim L. Coban,et al.  A 2.5-3.125 Gb/s quad transceiver with second order analog DLL based CDRs , 2004, Proceedings of the IEEE 2004 Custom Integrated Circuits Conference (IEEE Cat. No.04CH37571).

[12]  Mohammad Gholami,et al.  A Novel Low Power Architecture for DLL-Based Frequency Synthesizers , 2013, Circuits Syst. Signal Process..

[13]  Eric A. M. Klumperink,et al.  Advantages of Shift Registers Over DLLs for Flexible Low Jitter Multiphase Clock Generation , 2008, IEEE Transactions on Circuits and Systems II: Express Briefs.

[14]  Seong-Ook Jung,et al.  A DLL based clock generator for low-power mobile SoCs , 2010, IEEE Transactions on Consumer Electronics.

[15]  Shen-Iuan Liu,et al.  A 40–550 MHz Harmonic-Free All-Digital Delay-Locked Loop Using a Variable SAR Algorithm , 2007, IEEE Journal of Solid-State Circuits.

[16]  Jaeha Kim,et al.  Adaptive supply serial links with sub-1 V operation and per-pin clock recovery , 2002, 2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315).

[17]  D. Kavalov,et al.  Neural network surface acoustic wave RF signal processor for digital modulation recognition , 2002, IEEE Transactions on Ultrasonics, Ferroelectrics and Frequency Control.

[18]  Kinam Kim,et al.  Low-jitter multi-phase digital DLL with closest edge selection scheme for DDR memory interface , 2008 .

[19]  Mohammad Gholami,et al.  A novel architecture for low voltage-low power DLL-based frequency multipliers , 2011, IEICE Electron. Express.

[20]  Kuo-Hsing Cheng,et al.  A Fast-Lock Wide-Range Delay-Locked Loop Using Frequency-Range Selector for Multiphase Clock Generator , 2007, IEEE Transactions on Circuits and Systems II: Express Briefs.

[21]  A. L. Coban,et al.  A 2.5-3.125-Gb/s quad transceiver with second-order analog DLL-based CDRs , 2004, IEEE Journal of Solid-State Circuits.

[22]  Jae-Yoon Sim,et al.  A 2-Gb/s Intrapanel Interface for TFT-LCD With a VSYNC-Embedded Subpixel Clock and a Cascaded Deskew and Multiphase DLL , 2011, IEEE Transactions on Circuits and Systems II: Express Briefs.

[23]  Shen-Iuan Liu,et al.  A wide-range and fast-locking all-digital cycle-controlled delay-locked loop , 2005, IEEE J. Solid State Circuits.

[24]  Shey-Shi Lu,et al.  A Waveform-Dependent Phase-Noise Analysis for Edge-Combining DLL Frequency Multipliers , 2012, IEEE Transactions on Microwave Theory and Techniques.

[25]  Mohammad Sharifkhani,et al.  Low voltage and low power DLL-based frequency synthesizer for covering VHF frequency band , 2011, 2011 6th International Conference on Design & Technology of Integrated Systems in Nanoscale Era (DTIS).