Crosstalk in VLSI interconnections

We address the problem of crosstalk computation and reduction using circuit and layout techniques in this paper. We provide easily computable expressions for crosstalk amplitude and pulse width in resistive, capacitively coupled lines. The expressions hold for nets with arbitrary number of pins and of arbitrary topology under any specified input excitation. Experimental results show that the average error is about 10% and the maximum error is less than 20%. The expressions are used to motivate circuit techniques, such as transistor sizing, and layout techniques, such as wire ordering and wire width optimization to reduce crosstalk.

[1]  Hiroshi Kawaguchi,et al.  Delay and noise formulas for capacitively coupled distributed RC lines , 1998, Proceedings of 1998 Asia and South Pacific Design Automation Conference.

[2]  Takayasu Sakurai,et al.  Closed-form expressions for interconnection delay, coupling, and crosstalk in VLSIs , 1993 .

[3]  Ivor Catt,et al.  Crosstalk (Noise) in Digital Systems , 1967, IEEE Trans. Electron. Comput..

[4]  W. C. Elmore.  The Transient Response of Damped Linear Networks with Particular Regard to Wideband Amplifiers , 1948 .

[5]  Ernest S. Kuh,et al.  Performance driven spacing algorithms using attractive and repulsive constraints for submicron LSI's , 1995, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[6]  David Marple.  Transistor Size Optimization in the Tailor Layout System , 1989, 26th ACM/IEEE Design Automation Conference.

[7]  Anirudh Devgan.  Efficient coupled noise estimation for on-chip interconnects , 1997, ICCAD 1997.

[8]  Jacob Millman,et al.  Microelectronics 2nd Ed. , 1979 .

[9]  Jürgen Koehl,et al.  Analysis, reduction and avoidance of crosstalk on VLSI chips , 1998, ISPD '98.

[10]  C. Forzan,et al.  Modeling the Effect of Wire Resistance in Deep Submicron Coupled Interconnects for Accurate Crosstalk Based Net Sorting , 1998 .

[11]  Malgorzata Marek-Sadowska,et al.  Crosstalk Reduction by Transistor Sizing , 1999, ASP-DAC.

[12]  Malgorzata Marek-Sadowska,et al.  Crosstalk reduction for VLSI , 1997, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[13]  Jochen A. G. Jess,et al.  Gate sizing in MOS digital circuits with linear programming , 1990, Proceedings of the European Design Automation Conference, 1990., EDAC..

[14]  Malgorzata Marek-Sadowska,et al.  Modeling Crosstalk in Resistive VLSI Interconnections , 1999, VLSI Design.

[15]  Paul Penfield,et al.  Signal Delay in RC Tree Networks , 1981, 18th Design Automation Conference.

[16]  S. I. Long,et al.  Simplified calculation of wave-coupling between lines in high-speed integrated circuits , 1990 .

[17]  Mark Horowitz,et al.  Signal Delay in RC Tree Networks , 1983, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..