Noisy gradient descent bit flip decoding of low density parity check codes: Algorithm and implementation

NOISY GRADIENT DESCENT BIT FLIP DECODING OF LOW DENSITY PARITY CHECK CODES: ALGORITHM AND IMPLEMENTATION

[1]  Naresh R. Shanbhag,et al.  High-throughput LDPC decoders , 2003, IEEE Trans. Very Large Scale Integr. Syst..

[2]  David Declercq,et al.  Min-Sum-based decoders running on noisy hardware , 2013, 2013 IEEE Global Communications Conference (GLOBECOM).

[3]  Shie Mannor,et al.  Tracking Forecast Memories for Stochastic Decoding , 2011, J. Signal Process. Syst..

[4]  Ahmed Hemani,et al.  Unifying CORDIC and Box-Muller algorithms: An accurate and efficient Gaussian Random Number generator , 2013, 2013 IEEE 24th International Conference on Application-Specific Systems, Architectures and Processors.

[5]  Ming Jiang,et al.  An improvement on the modified weighted bit flipping decoding algorithm for LDPC codes , 2005, IEEE Communications Letters.

[6]  David J. C. MacKay,et al.  Encyclopedia of Sparse Graph Codes , 1999 .

[7]  Radford M. Neal,et al.  Near Shannon limit performance of low density parity check codes , 1996 .

[8]  Martin J. Wainwright,et al.  An Efficient 10GBASE-T Ethernet LDPC Decoder Design With Low Error Floors , 2010, IEEE Journal of Solid-State Circuits.

[9]  Jean-Luc Danger,et al.  Efficient FPGA implementation of Gaussian noise generator for communication channel emulation , 2000, ICECS 2000. 7th IEEE International Conference on Electronics, Circuits and Systems (Cat. No.00EX445).

[10]  Shie Mannor,et al.  Stochastic decoding of LDPC codes , 2006, IEEE Communications Letters.

[11]  Shie Mannor,et al.  Fully Parallel Stochastic LDPC Decoders , 2008, IEEE Transactions on Signal Processing.

[12]  Tinoosh Mohsenin,et al.  A Low-Complexity Message-Passing Algorithm for Reduced Routing Congestion in LDPC Decoders , 2010, IEEE Transactions on Circuits and Systems I: Regular Papers.

[13]  T. Wadayama,et al.  Gradient descent bit flipping algorithms for decoding LDPC codes , 2008, ISITA 2008.

[14]  Paramin Sangwongngam,et al.  Improved Gradient Descent Bit Flipping algorithms for LDPC decoding , 2012, 2012 Second International Conference on Digital Information and Communication Technology and it's Applications (DICTAP).

[15]  Shu Lin,et al.  Low-density parity-check codes based on finite geometries: A rediscovery and new results , 2001, IEEE Trans. Inf. Theory.

[16]  Shie Mannor,et al.  Dithered Belief Propagation Decoding , 2012, IEEE Transactions on Communications.

[17]  Vincent C. Gaudet,et al.  Iterative decoding using stochastic computation , 2003 .

[18]  Yusuf Leblebici,et al.  A 5.35 mm2 10GBASE-T Ethernet LDPC decoder chip in 90 nm CMOS , 2010, 2010 IEEE Asian Solid-State Circuits Conference.

[19]  David Declercq,et al.  Unconventional behavior of the noisy min-sum decoder over the binary symmetric channel , 2014, 2014 Information Theory and Applications Workshop (ITA).

[20]  Marc P. C. Fossorier,et al.  A modified weighted bit-flipping decoding of low-density Parity-check codes , 2004, IEEE Communications Letters.

[21]  Shogo Usami,et al.  Multi-bit flip type gradient descent bit flipping decoding using no thresholds , 2012, 2012 International Symposium on Information Theory and its Applications.

[22]  Heinrich Meyr,et al.  On Complexity, Energy- and Implementation-Efficiency of Channel Decoders , 2010, IEEE Transactions on Communications.

[23]  Nenad Miladinovic,et al.  Improved bit-flipping decoding of low-density parity-check codes , 2002, IEEE Transactions on Information Theory.

[24]  Xiaohu You,et al.  Parallel Weighted Bit-Flipping Decoding , 2007, IEEE Communications Letters.

[25]  Shie Mannor,et al.  Relaxation Dynamics in Stochastic Iterative Decoders , 2010, IEEE Transactions on Signal Processing.

[26]  Vincent C. Gaudet,et al.  Clockless Stochastic Decoding of Low-Density Parity-Check Codes: Architecture and Simulation Model , 2014, J. Signal Process. Syst..

[27]  Amir H. Banihashemi,et al.  A Differential Binary Message-Passing LDPC Decoder , 2007, IEEE GLOBECOM 2007 - IEEE Global Telecommunications Conference.

[28]  Vincent C. Gaudet,et al.  Stochastic iterative decoders , 2005, Proceedings. International Symposium on Information Theory, 2005. ISIT 2005..

[29]  Jean-Luc Danger,et al.  Generic Description and Synthesis of LDPC Decoders , 2007, IEEE Transactions on Communications.

[30]  Wayne Luk,et al.  A hardware Gaussian noise generator using the Wallace method , 2005, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[31]  Xiaohu You,et al.  New insights into weighted bit-flipping decoding , 2009, IEEE Transactions on Communications.

[32]  Robert G. Gallager,et al.  Low-density parity-check codes , 1962, IRE Trans. Inf. Theory.

[33]  Justin P. Coon,et al.  Low Power Decoding of LDPC Codes , 2013 .

[34]  Shie Mannor,et al.  Majority-Based Tracking Forecast Memories for Stochastic LDPC Decoding , 2010, IEEE Transactions on Signal Processing.

[35]  Yusuf Leblebici,et al.  A 5.35 mm 2 10GBASE-T Ethernet LDPC decoder chip in 90 nm CMOS , 2010 .

[36]  Keshab K. Parhi,et al.  VLSI implementation-oriented (3, k)-regular low-density parity-check codes , 2001, 2001 IEEE Workshop on Signal Processing Systems. SiPS 2001. Design and Implementation (Cat. No.01TH8578).

[37]  Shie Mannor,et al.  High-Throughput Energy-Efficient LDPC Decoders Using Differential Binary Message Passing , 2014, IEEE Transactions on Signal Processing.

[38]  Payam Pakzad,et al.  VLSI architectures for iterative decoders in magnetic recording channels , 2001 .